

Data Sheet

Apollo PLE133 North Bridge

Revision 1.86 April 22, 2005

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright ©1998-2005 VIA Technologies Incorporated. All Rights Reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated. The material in this document is for information only and is subject to change without notice. VIA Technologies Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

Trademark Notices:

VT82C586B, VT82C596B, VT82C686A, VT82C686B, VT82C598, VT82C598MVP, VT8501, VT82C691, VT82C692, VT82C693, VT82C693A, VT82C694, VT82C694A, VT82C694X, VT8601, VT8601A, VT8602, Mobile South, Super South, Apollo MVP3, Apollo MVP4, Apollo Pro, Apollo ProPlus, Apollo Pro133, Apollo Pro133A, Apollo PM601, and Apollo PLE133 may only be used to identify products of VIA Technologies.

VIA C3[™] is a registered trademark of VIA Technologies, Inc. PS/2TM is a registered trademark of International Business Machines Corporation. Celeron, Pentium[™], Pentium-III[™], Pentium-III[™], MMX[™], and Intel are registered trademarks of Intel Corporation. AMD6_K86TM, AMD-K6TM, and AMD-K6-2TM are registered trademarks of Advanced Micro Devices Corporation. Windows 95[™], Windows 98[™], and Plug and Play[™] are registered trademarks of Microsoft Corporation. PCI™ is a registered trademark of the PCI Special Interest Group. All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies, Inc. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

VIA Technologies Incorporated Taiwan Office: 1st Floor, No. 531 Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC Tel: (886-2) 2218-5452

Fax: (886-2) 2218-5453 Home page: http://www.via.com.tw

VIA Technologies Incorporated USA Office: 940 Mission Court Fremont, CA 94539 USA Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654 Home Page: http://www.viatech.com



REVISION HISTORY

Document Release	Date	Revision	Initials
0.92	12/9/98	Initial internal release	DH
0.93	12/16/98	Updated pinouts to match engineering rev 0.5 document dated 12/1/98	DH
0.94	1/20/99	Updated pinouts to match engineering rev 0.8 document dated 12/1/98	DH
1.0	6/4/99	Added 133 MHz Support to Feature Bullets	DH
1.0	0/4/99	Updated / Fixed Pin Descriptions: Fixed description of strap options on MA2, MA8,	υп
		and MA11-14; Removed Auxiliary Memory Port; Added REQ/GNT[4-7]#;	
		Added GND & VCC3 pins to increase pin count to 510 (updated mech spec);	
		Fixed definitions of RESET# & CRSTI# and changed CRSTI# to CPURSTD#;	
		Removed PWRGD function from SERR#; Fixed definitions of SRAS#, SCAS#,	
		and SWE#; Added note to PLLTST description	
		Updated Device 0 Rx50-53, 68[4], 69, 6B[5-1], 6C[7-4], 70[3,0, 72[0], 76[7], 79[1-	
		0], 7A (added); Device 1 Rx41[0], 42[0]	
1.1	6/23/99	Updated feature bullets & overview and fixed misc formatting problems	DH
	0,25,33	Fixed REQ/GNT4# pinouts and CKE & DQM naming polarity	211
		Device 0 Bus 0 updated Rx2-3 Device ID, 69[7-6], 6D[6-5], 76[6]	
		Device 0 Bus 0 added Rx2C-D, 2E-F, 50[1], 51[5], 53[2], removed 6E-6F	
		Device 0 Bus 1 updated Rx0-3 Vendor & Device ID, Rx7-6[7]	
		Removed AC timing specs	
1.11	7/8/99	Fixed pin descriptions of CPURSTD# and SUSP	DH
1.2	8/23/99	Fixed typo in device 0 Rx50[7] description; added comment about default state	DH
		Fixed system freq divider settings (MA pin descriptions, Dev 0 Rx68[1-0])	
1.3	9/8/99	Fixed strap options on MA2-6 and MA13 pin descriptions	DH
		Fixed Device 0 Rx52[7] strap option and removed (reserved) Device 0 Rx52[5]	
		Removed "VIA Confidential" watermark	
1.4	2/2/00	Added DSTN modes to intro/overview panel interface section	DH
		Removed incorrect notes under CPU interface pin descriptions	
		Fixed MA11 strapping and VCC3/VSUS3 pin descriptions	
		Fixed Device 0 Bus 0 Rx50[1] and Rx51[1] defaults	
		Fixed Electrical Specs absolute max temp ratings	
1.5	10/24/00	Changed product name to Apollo PLE133; Fixed typos in pinout table	DH
		Changed temp specs to be based on case instead of ambient; added power table	
		Changed orientation of pin 1 in mech diagram to match part marking	
1.6	11/1/00	Fixed product name on cover page; Fixed strap descriptions	DH
		Fixed Rx50[7], Rx68[1-0], 6B[4], 6C[4], D0Bus1 Rx4[9], Graphics CR39[0]	
1.7	12/1/00	Removed EDO, FP, VCM and PC66 DRAM support (no longer fully tested)	DH
		Added VIA Cyrix III CPU to supported CPUs list and changed 686A to 686B	
		Added PLLTST pin I/O type	
		Fixed table formatting errors introduced as a result of Word 2000 upgrade	
1.51	1/2 (/0.1	Fixed Rx6B[4] and 6C[4]; Fixed spelling errors in Functional Description	DII
1.71	4/26/01	Fixed various typographical and formatting errors	DH
1.8	7/3/01	Updated company address; updated processors list	DH
		Removed LVDS and direct panel drive support; removed MA3-6 straps	
1.01	10/0/01	Fixed SUSP pin description; Fixed Device 0 Rx6A; moved VGA regs intro	DII
1.81	10/8/01	Clarified the difference between chipset name and north bridge part number	DH
		Changed "VIA Cyrix III" to "VIA C3"; Fixed max memory to be 1.5GB	
1.82	10/22/01	Updated Device 0 Rx68[4], 69[7-6, 1], 6B[1]; Updated chip marking specs	DH
	10/22/01	Fixed strap pin definitions for MA14,12,11 & updated Rx50[7], 68[1-0] to match	
1.83	4/22/02	Updated cover and page header logos; updated legal page addresses and phone #'s	DH
1.84	7/22/02	Fixed Device 0 Rx50[7]	DH
1.85	12/10/04	Added lead-free package in Mechanical Specifications	VL
1.86	4/22/05	Revised top marking of Mechanical Specifications	SV



TABLE OF CONTENTS

REVISION HISTORY	l
TABLE OF CONTENTS	I
LIST OF FIGURES	IV
LIST OF TABLES	IV
PRODUCT FEATURES	
SYSTEM OVERVIEW	6
APOLLO PLE133 CORE LOGIC OVERVIEW	
APOLLO PLE133 GRAPHICS CONTROLLER OVERVIEW	
Capability Overview	8
System Capabilities	9
High Performance 64-bit 2D GUI	9
Highly Integrated RAMDAC TM & Clock Synthesizer	
Full Feature High Performance 3D Engine	
Video Processor	
Video Capture and DVD	
Versatile Frame Buffer Interface	
Hi-Res and Hi-Ref Display Support	
CRT Power Management (VESA DPMS)	
Flat Panel Monitor Interface	
Video Capture Interface	
Complete Hardware Compatibility	
PINOUTS	
PIN DESCRIPTIONS	
REGISTERS	23
REGISTER OVERVIEW	23
REGISTER SUMMARY TABLES	23
MISCELLANEOUS I/O	33
CONFIGURATION SPACE I/O	
REGISTER DESCRIPTIONS	
Device 0 Bus 0 Header Registers - Host Bridge	
Device 0 Bus 0 Host Bridge Registers	
CPU Interface Control	
DRAM Control	
PCI Bus ControlGART / Graphics Aperture Control	
AGP Control	
Device 1 Bus 0 Header Registers - PCI-to-AGP Bridge	
Device 1 Bus 0 PCI-to-AGP Bridge Registers	
AGP Bus Control	
Device 0 Bus 1 Header Registers - Graphics Accelerator	
Device 0 Bus 1 Graphics Accelerator Registers	
Graphics Accelerator PCI Bus Master Registers	59
Capture / ZV Port Registers	
DVD Registers	
VGA Standard Projectors Introduction	
VGA Standard Registers - Introduction	



Attribute Controller Registers (AR)	69
VGA Status / Enable Registers	
VGA Sequencer Registers (SR)	
VGA RAMDAC Registers	
VGA Graphics Controller Registers (GR)	
VGA CRT Controller Registers (CR)	
VGA Extended Registers	
VGA Extended Registers – Non-Indexed I/O Ports	
VGA Extended Registers – Sequencer Indexed	
VGA Extended Registers – Graphics Controller Indexed	
VGA Extended Registers – CRT Controller Indexed	
VGA Extended Registers – CRTC Shadow	
3D Graphics Engine Registers	
Operational Concept	
Drawing	
Geometry Primitives	
Synchronization	
Functional Blocks	
Bus Interface	
Span Engine	
Graphics Engine Core	
Graphics Engine Organization	
Setup Engine Registers	
Vertex Registers	
Rasterization Engine Registers	
Pixel Engine Registers	
Texture Engine Registers	
Memory Interface Registers	
Data Port Area	
FUNCTIONAL DESCRIPTIONS	
GRAPHICS CONTROLLER POWER MANAGEMENT	135
Power Management States	
Power Management Clock Control	
Power Management Registers	
ELECTRICAL SPECIFICATIONS	
ABSOLUTE MAXIMUM RATINGS	
DC CHARACTERISTICS	
Power Characteristics	
AC TIMING SPECIFICATIONS	
MECHANICAL SPECIFICATIONS	
WIECHANICAL STECIFICATIONS	13d



LIST OF FIGURES

FIGURE 1. <u>VT8601A</u> BALL DIAGRAM (TOP VIEW)	12
FIGURE 2. VT8601A PIN LIST (NUMERICAL ORDER)	
FIGURE 3. VT8601A PIN LIST (ALPHABETICAL ORDER)	
FIGURE 4. GRAPHICS APERTURE ADDRESS TRANSLATION	
FIGURE 5. PHYSICAL REGION DESCRIPTOR TABLE FORMAT	
FIGURE 6. PCI BUS MASTER ADDRESS TRANSLATION	
FIGURE 7. FRAME BUFFER PARAMETERS	
FIGURE 8. LIVE VIDEO DISPLAY PARAMETERS	
FIGURE 9. MECHANICAL SPECIFICATIONS - 510-PIN BALL GRID ARRAY PACKAGE	
FIGURE 10. LEAD-FREE MECHANICAL SPECIFICATIONS - 510-PIN BALL GRID ARRAY PACKAGE	

LIST OF TABLES

TABLE 1. VT8601A PIN DESCRIPTIONS	15
TABLE 2. REGISTER SUMMARY	23
TABLE 3. SYSTEM MEMORY MAP	39
TABLE 4. MEMORY ADDRESS MAPPING TABLE	39
TABLE 5. VGA/MDA MEMORY/IO REDIRECTION	
TABLE 6. SUPPORTED PCI COMMAND CODES	55
TABLE 7. INTERRUPT SOURCES AND CONTROLS	57
TABLE 8. GRAPHICS CLOCK FREQUENCIES – 14.31818 MHZ REFERENCE	76
TABLE 9. DPMS SEQUENCE - HARDWARE TIMER MODE	87
TABLE 10. DPMS SEQUENCE - HARDWARE MODE IN SIMULTANEOUS DISPLAY MODE	87
TABLE 11. HARDWARE CURSOR PIXEL OPERATION	94
TABLE 12. PCI POWER MANAGEMENT STATES	
TABLE 13. ABSOLUTE MAXIMUM RATINGS	
TABLE 14. DC CHARACTERISTICS	
TABLE 15. DC CHARACTERISTICS	137
TABLE 16. AC TIMING MIN / MAX CONDITIONS	137



APOLLO PLE133 NORTH BRIDGE

133 / 100 / 66 MHz
Single-Chip Socket-370 PCI North Bridge,
With Integrated AGP 2D / 3D Graphics Accelerator
and Advanced Memory Controller
supporting PC133 / PC100 SDRAM
For Desktop PC Systems

PRODUCT FEATURES

• General

- 510 BGA Package (35mm x 35mm)
- 2.5 Volt core with 3.3V CMOS I/O
- Supports GTL+ I/O buffer Host interface
- Supports separately powered 5.0V tolerant interface to PCI bus and Video interface
- 2.5V, 0.25um, high speed / low power CMOS process
- PC98 / 99 compatible using VIA VT82C686B (352-pin BGA) south bridge chip for Desktop and Mobile applications
- 133 / 100 / 66 MHz CPU Front Side Bus (FSB) Operation

• High Integration

- Single chip implementation for 64-bit Slot-1 and Socket-370 CPUs, 64-bit system memory, 32-bit PCI with integrated 2D / 3D GUI accelerator
- Apollo PLE133 Chipset: VT8601A system controller and VT82C686B PCI to ISA bridge
- Chipset includes dual UltraDMA-100 / 66 / 33 EIDE, AC-97 link, 4 USB ports, integrated Super-I/O, hardware monitoring, keyboard / mouse interfaces, and RTC / CMOS

• High Performance CPU Interface

- Supports VIA C3 and Intel CeleronTM and Pentium IIITM processors
- 133 / 100 / 66 MHz CPU Front Side Bus (FSB)
- Built-in PLL (Phase Lock Loop) circuitry for optimal skew control within and between clocking regions
- Five outstanding transactions (four In-Order Queue (IOQ) plus one input latch)
- Supports WC (Write Combining) cycles
- Dynamic deferred transaction support
- Sleep mode support
- System management interrupt, memory remap and STPCLK mechanism

CPU	DRAM	GUI Core	Internal AGP	PCI	Comments
133 MHz	133 MHz	100 MHz	66 MHz	33 MHz	Synchronous (DRAM uses CPU clock)
133 MHz	100 MHz	100 MHz	66 MHz	33 MHz	Pseudo-synchronous (DRAM uses GUI clock)
100 MHz	133 MHz	100 MHz	66 MHz	33 MHz	Pseudo-synchronous (DRAM uses GUI clock)
100 MHz	100 MHz	100 MHz	66 MHz	33 MHz	Synchronous (DRAM uses CPU clock)
100 MHz	66 MHz	66 MHz	66 MHz	33 MHz	Pseudo-synchronous (DRAM uses GUI clock)
66 MHz	100 MHz	100 MHz	66 MHz	33 MHz	Pseudo-synchronous (DRAM uses GUI clock)
66 MHz	66 MHz	66 MHz	66 MHz	33 MHz	Synchronous (DRAM uses CPU clock)



• Internal Accelerated Graphics Port (AGP) Controller

- AGP v1.0 compliant
- Pipelined split-transaction long-burst transfers up to 533 MB/sec
- Eight level read request queue
- Four level posted-write request queue
- Thirty-two level (quadwords) read data FIFO (128 bytes)
- Sixteen level (quadwords) write data FIFO (64 bytes)
- Intelligent request reordering for maximum AGP bus utilization
- Supports Flush/Fence commands
- Graphics Address Relocation Table (GART)
- One level TLB structure
- Sixteen entry fully associative page table
- LRU replacement scheme
- Independent GART lookup control for host / AGP / PCI master accesses
- Windows 95 OSR-2 VXD and integrated Windows 98 / NT5 miniport driver support

Concurrent PCI Bus Controller

- PCI bus is synchronous / pseudo-synchronous to host CPU bus
- 33 MHz operation on the primary PCI bus
- Supports up to five PCI masters
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec
- PCI master snoop ahead and snoop filtering
- Six levels (double-words) of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Forty-eight levels (double-words) of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Supports L1/L2 write-back forward to PCI master read to minimize PCI read latency
- Supports L1/L2 write-back merged with PCI master post-write to minimize DRAM utilization
- Delay transaction from PCI master reading DRAM
- Read caching for PCI master reading DRAM
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs



• Advanced High-Performance DRAM Controller

- DRAM interface synchronous or pseudosynchronous with CPU FSB speed of 133 / 100 / 66 MHz
- DRAM interface may be <u>faster</u> than CPU by 33 MHz to allow use of PC100 with 66 MHz Celeron CPU or use of PC133 with 100 MHz VIA C3 or Intel Pentium II or Pentium III CPU
- DRAM interface may be slower than CPU by 33 MHz to allow use of older memory modules with a newer CPU
- Concurrent CPU, AGP, and PCI access
- Different DRAM timing for each bank
- Dynamic Clock Enable (CKE) control for SDRAM power reduction in high speed systems
- Mixed 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs
- 6 banks DRAMs supported up to 1.5GB (256Mb DRAM technology)
- Flexible row and column addresses
- 64-bit data width only
- 3.3V DRAM interface with 5V-tolerant inputs
- Programmable I/O drive capability for MA, command, and MD signals
- Two-bank interleaving for 16Mbit SDRAM support
- Two-bank and four bank interleaving for 64Mbit SDRAM support
- Supports maximum 8-bank interleave (i.e., 8 pages open simultaneously); banks are allocated based on LRU
- Independent SDRAM control for each bank
- Seamless DRAM command scheduling for maximum DRAM bus utilization (e.g., precharge other banks while accessing the current bank)
- Four cache lines (16 quadwords) of CPU to DRAM write buffers
- Four cache lines of CPU to DRAM read prefetch buffers
- Read around write capability for non-stalled CPU read
- Speculative DRAM read before snoop result
- Burst read and write operation
- x-1-1-1-1-1 back-to-back accesses for SDRAM from CPU or from DRAM controller
- BIOS shadow at 16KB increment
- Decoupled and burst DRAM refresh with staggered RAS timing
- CAS before RAS or self refresh



• General Graphic Capabilities

- 64-bit Single Cycle 2D/3D Graphics Engine
- Supports 2 to 8 Mbytes of Frame Buffer
- Real Time DVD MPEG-2 and AC-3 Playback
- Video Processor
- I²C Serial Interface
- Integrated 24-bit 230MHz True Color DAC
- Extended Screen Resolutions up to 1600x1200
- Extended Text Modes 80 or 132 columns by 25/30/43/60 rows
- DirectX 6 and OpenGL ICD API

• Graphics Performance

- Sustained 1M polygons/second and 100M pixels/second
- 30fps DVD playback of 9.8Mbps MPEG-2 video with 30% headroom
- Host Based AC-3 decode at only 8% utilization

• High Performance rCADE3DTM Accelerator

- 32 entry command queue, 32 entry data queue
- 4Kbyte texture cache with over 90% hit rates
- Pipelined Single Cycle Setup/Texturing/Rendering Engines
- DirectDrawTM acceleration
- Multiple buffering and page flipping

Setup Engine

- 32-bit IEEE floating point input data
- Slope and vertex calculations
- Back facing triangle culling
- 1/16 sub-pixel positioning

Rendering Engine

- High performance single pass execution
- Diffused and specula lighting
- Gouraud and flat shading
- Anti-aliasing including edge, scene, and super-sampling
- OpenGL compliant blending for fog and depth-cueing
- 16-bit Z-buffer
- 8/16/32 bit per pixel color formats

Texturing Engine

- 1/2/4/8-bits per pixel compact palletized textures
- 16/32-bits per pixel quality non-palletized textures
- Pallet formats in ARGB 565, 1555, or 444
- Tri-linear, bi-linear, and point-sampled filtering
- Mip-mapping with multiple Level-Of-Detail (LOD) calculations and perspective correction
- Color keying for translucency

2D GUI Engine

- 8/15/16/24/32-bits per pixel color formats
- 256 Raster Operations (ROPs)
- Accelerated drawing: BitBLTs, lines, polygons, fills, patterns, clipping, bit masking
- Panning, scrolling, clipping, color expansion, sprites
- 32x32 and 64x64 Hardware Cursor
- DOS graphics and text modes



• DVD

- Hardware-Assisted MPEG-2 Architecture for DVD with AC-3
- Simultaneous motion compensation and front-end processing (parsing, decryption and decode)
- Supports full DVD 1.0, VCD 2.0 and CD-Karaoke
- Microsoft DirectShow 3.0 native support, backward compatible to MCI
- No additional frame buffer requirements
- Sub-picture hardware eliminates Run-Length-Decoder and Alpha Blending overhead
- Dynamic frame and field de-interlace filtering for high quality playback on VGA monitors (Bob and Weave)
- Tamper-proof software CSS implementation
- Freeze, Fast-Forward, Slow Motion, Reverse
- Pan-and-Scan support for 16:9 sequence

Video Processor

- On-chip Color Space Converter (CSC)
- Anti-tearing via two frame buffer based capture surfaces
- Minifier for video stream compression and filtering
- Horizontal/vertical interpolation with edge recovery
- Dual frame buffer apertures for independent memory access for graphics and video
- YUV 4:2:2/4:1:1/4:2:0 and RGB formats
- Video Module Interface (VMI) to MPEG and video decoder
- Vertical Blank Interval for Intercast[™]
- Overlay differing video and graphic color depths
- Minifier Video Module Interface (VMI) to MPEG and video decode
- Display two simultaneous video streams from both internal AGP and VMI
- Two scalers and Color Space Converters (CSC) for independent windows

• Digital Flat Panel (DFP) Interface

- 85 MHz Flat Panel Monitor interface supports 1024x768 panels
- Uses external TMDS transmitters for advanced panel interfaces

• Power Management Support

- Dynamic power down of SDRAM (CKE)
- Independent clock stop controls for CPU / SDRAM, AGP, and PCI bus
- PCI and AGP bus clock run and clock generator control
- VTT suspend power plane preserves memory data
- Suspend-to-DRAM and Self-Refresh operation
- EDO self-refresh and SDRAM self-refresh power down
- 8 bytes of BIOS scratch registers
- Low-leakage I/O pads

Testability

Build-in NAND-tree pin scan test capability



SYSTEM OVERVIEW

The **Apollo PLE133** chipset consists of the **VT8601A North Bridge** (described by this document) and the **VT82C686B South Bridge** (described in a separate data sheet). The VT8601A is a PC system logic North Bridge for Socket-370 CPUs with integrated 2D/3D Graphics accelerator. The core logic portion of the chip is based on the VIA Apollo Pro133 with integrated graphics accelerator provided by an industry leading Graphics supplier. The combination of the two leading edge technologies provides a stable, cost-effective, and high performance solution to both the Desktop and Mobile personal computer markets. As shown in Figure 1 below, the Apollo PLE133 will interface to:

- Socket-370 Front-Side Bus (133, 100 and 66 MHz)
- PC133 / PC100 SDRAM Memory Interface
- PCI Bus (33 MHz)
- Analog RGB Monitor with DDC
- Digital Monitor Transmitters (TMDS)
- Video Capture / Playback CODECs




Figure 1: Apollo PLE133 High Level System Diagram



Apollo PLE133 Core Logic Overview

The Apollo PLE133 chipset is a high performance, cost-effective and energy efficient solution for the implementation of Integrated 2D / 3D Graphics - PCI - ISA desktop and notebook personal computer systems from 66 MHz to 133 MHz based on 64-bit Socket-370 VIA C3 / Intel Celeron and Pentium III processors. The complete solution consists of the VT8601A "System Media Accelerator" (SMA) north bridge (510 BGA) and either the VT82C596B (324 BGA) or the VT82C686B (352 BGA) PCI-to-ISA south bridge. Both south bridges are PC98 / PC99 compliant with integrated UltraDMA-66 / 33 IDE, 4 USB ports, and a complete power management feature set. The VT82C686B also integrates HW monitoring, Super-I/O functions (floppy disk drive interface and serial / parallel ports), and AC-97 link supporting digital audio and HSP modem functions.

Apollo PLE133 supports six banks of DRAMs up to 1.5GB. The DRAM controller supports PC133 and PC100 Synchronous DRAM (SDRAM). The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 100 or 133 MHz. The six banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs. The DRAM Controller is optimized to run synchronous with the CPU Front Side Bus (FSB) frequency of 100 or 133 MHz or pseudosynchronous to the Front Side Bus with the SDRAM and FSB frequencies differing by 33 MHz.

Apollo PLE133 also supports full AGP v1.0 capability with the internal 2D/3D Graphics Engine for maximum software compatibility. An eight level request queue plus a four level post-write request queue with thirty-two and sixteen quadwords of read and write data FIFO's respectively are included for deep pipelined and split AGP transactions. A single-level GART TLB with 16 full associative entries and flexible CPU/AGP/PCI remapping control is also provided for operation under protected mode operating environments. Both Windows-95 VXD and Windows-98 / NT5 miniport drivers are supported.

Apollo PLE133 supports one 32-bit 3.3 / 5V system bus (PCI) that is synchronous to the CPU bus. The chip also contains a built-in AGP bus-to-PCI bus bridge to allow simultaneous concurrent operations on each bus. Five levels (doublewords) of post write buffers are included to allow for concurrent CPU and PCI operation. For PCI master operation, forty-eight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent PCI bus and DRAM/cache accesses. The chip also supports enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are supported such as snoop ahead, snoop filtering, L1 / L2 write-back forward to PCI master, and L1 / L2 write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

For sophisticated notebook implementations, the Apollo PLE133 north bridge provides independent clock stop control for the CPU / SDRAM, PCI, and AGP buses and Dynamic CKE control for powering down of the SDRAM. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. Coupled with the 324-pin Ball Grid Array VIA VT82C596B south bridge chip, a complete notebook PC main board can be implemented with no external TTLs.



Apollo PLE133 Graphics Controller Overview

The Apollo PLE133 Graphics Controller is a highly integrated display control device that incorporates a 64-bit 3D/2D graphic engine and video accelerator with advanced DVD video and optional TV output capability. It provides a flexible and high performance solution for graphics and video playback acceleration for various color depth and resolution modes.

The Apollo PLE133 Graphics Controller supports a video capture port to import captured live MPEG 1 or MPEG 2 video streams, or DVD decompressed video streams to be overlaid with a graphics stream of mixed color depth displays. In supporting dual live videos, the Apollo PLE133 Graphics Controller offers independent dual video windows ready for videoconferencing and with linear scaling capability.

Integrating the programmable phase lock loop with high speed LUT DACs, the Apollo PLE133 Graphics Controller is a true price/performance solution for the modern multimedia based entertainment PC.

Capability Overview

The Apollo PLE133 Graphics Controller is a fully integrated CRT and TV 64-bit 2D/3D Accelerator. The high performance graphics engine offers high speed 3D image processing in full compliance and compatibility with IBM® VGA and VESATM extended VGA. As an integrated controller, it allows unprecedented cost and performance advantages by eliminating the need for an external frame buffer while at the same time gaining local access to a larger amount of memory. Many functions can now be eliminated that previously consumed large amounts of bandwidth.

The Apollo PLE133 Graphics Controller, equipped with a single-cycle 3D GUI Engine, pipelines 3D rendering process architecture in hardware, providing real-time interactions with solid 3D models in CAD/CAM, 3D modeling, and 3D games. It supports all key 3D rendering operations, including: Gouraud shading for smooth object surfaces, texture mapping for realistic object textures, 16-bit hardware Z-buffering for fast 3D depth calculations, and Alpha Blending for transparency effects.

The Apollo PLE133 Graphics Controller's highly innovative design, a full 64-bit memory interface with a high performance graphics engine which can support a RAMDACTM running up to 230MHz, dramatically improves GUI functions and significantly promotes overall system operation.

The Apollo PLE133 Graphics Controller supports a full AGP implementation internally to remain compatible with existing software and programming models. However, since the engine is integrated it enjoys a higher bandwidth and lower latency than is possible with discrete solutions. AGP operations can include direct access of the system memory by the 2D/3D engine to provide increased texture memory.

To meet the requirements of a PC99 graphics adapter in a multimedia PC, the Apollo PLE133 Graphics Controller supports planar video format for MPEG-1, MPEG-2, and DVD-video playback. The dual video playback is capable of overlaying windows for videoconferencing and multimedia displays. Advanced features of the Apollo PLE133 Graphics Controller, such as color space conversion, video scaling, dual video windows, dual-view display, Video Module Interface (VMI), Vertical Blanking Interleave (VBI), a 24-bit True Color DAC, and triple clock synthesizers allow performance at peak levels.

By using an extended 16-bit VMI port the Apollo PLE133 Graphics Controller can support DTV resolution. This port can operate as either an input for Video Capture or as an output for Video display. The Apollo PLE133 Graphics Controller is capable of supporting three simultaneous displays: CRT, Flat Panel Monitor & Video, each with a different "window" or desktop.

The Apollo PLE133 integrated Graphics Controller supports a rich featured flat panel monitor interface that can be used with external TMDS transmitters to support the latest DVI displays.



System Capabilities

The Apollo PLE133 Graphics Controller's main system features include:

- High Performance single cycle GUI
- Highly Integrated RAMDAC™ and Triple Clock Synthesizer
- Full Feature High Performance 3D Graphics Engine
- High speed internal AGP Bus Mastering data bus supporting DVD video playback & 3D
- Hardware implementation of motion compensation
- Dual Video Windows for Videoconferencing
- TrueVideo® Processor
- DirectDrawTM and DirectVideoTM Hardware Support
- Versatile Motion Video Capture/Overlay/Playback Support
- Flexible Frame Buffer Memory Interface
- Advanced Mobile Power Management
- CRT Power Management (VESATM DPMS)
- PC99 Hardware Support

High Performance 64-bit 2D GUI

The 64-bit graphics engine of the Apollo PLE133 Graphics Controller significantly improves graphics performance through specialized hardware that accelerates the most frequently used GUI operations and matches the high-speed requirements of CPUs. Functions directly supported in hardware include: BitBLTs, image and text transfer, line draw, short stroke vector draw, rectangle fills, and clipping. The graphics engine supports 256 Raster Operations (ROPs) for up to 32-bit packed pixel graphic modes. The ROP3 Processor in the Apollo PLE133 Graphics Controller is able to perform Boolean functions which allow many additional operations, including transparency, pattern masking, color expansion alignment, and pattern enhancement. Additionally, the graphics engine features linear display memory addressing (up to 4GB memory space), accelerated color expansion modes for graphics text procession, and memory-mapped I/O registers on the graphics engine for faster access time.

Graphic functions are optimized by a 64-bit internal data bus and a four-color hardware cursor/pop-up icon, operating up to a 128x128x2 pixel image, which offloads the CPU. The hardware cursor mechanism can also be used to display patterns stored in the system memory. This pop-up icon is very useful to display user friendly information instantly through simple hot key operations. This advanced function combination allows significant performance increases over standard Super VGA designs and provides outstanding graphics acceleration on GUIs, such as Microsoft® Windows 98®.

Highly Integrated RAMDACTM & Clock Synthesizer

The highly integrated design of the Apollo PLE133 Graphics Controller offers a "no TTL" solution for cost-effective, high-performance multimedia subsystem designs for the PC and compatible notebooks. The 64-bit memory data bus supporting SDRAM and SGRAM memory provides faster data transfer rates for improved system throughput. The Apollo PLE133 Graphics Controller has a built-in, high speed RAMDACTM. The RAMDACTM is composed of one 256x24 and one 256x18 color lookup table and a triple loop frequency synthesizer, providing the read/write timing control for the Frame Buffer Memory and the refresh of the TV/CRT display.

The integrated frequency synthesizer provides a 125MHz memory clock for high speed DRAM access and a 230MHz video clock which supports various refresh rates up to 85Hz at 1280x1024.

Full Feature High Performance 3D Engine

The Apollo PLE133 Graphics Controller is equipped with an advanced Graphics Drawing, Single Cycle 3D Graphics Engine that performs premium 3D functions at a high level of more than 1M triangles per second. The 3D engine supports Microsoft® Direct3D. The 3D Engine is set up to off-load the CPU from major 3D tasks including slope calculation, sub-pixel positioning, and Tri-striping. By balancing the 3D pipeline and reducing parameter passing, the Apollo PLE133 Graphics Controller provides very high levels of performance. The 3D engine is integrated with a triangle set-up engine that sets up triangles according to vertex input data and accomplishes various functions for 3D rendering. Gouraud shading provides smooth shading for colors across surfaces, perspective correction texture mapping to correct texture data based on the perspective, bi-linear texture filtering for interpolating, alpha blending to compensate colors for the opacity of two colors blended, Z-buffering (16-bit/24-bit), video texturing to overlay 2D video play-back onto 3D images, fogging to simulate weather effects, palletized texture mapping (1-, 4-, or 8-bit) for memory and bandwidth reduction, and anti-aliasing to reduce or eliminate jaggies resulted from alias rendering. The 3D engine also works with the APM system, conserving power while 3D operations are suspended.



Video Processor

Video processor features include: on-chip hardware Color Space Conversion (CSC) for faster data conversion on the fly, Horizontal/Vertical (H/V) scaling with interpolation, edge recovery algorithm logic, gamma correction, and overlay control with different color depths from graphics. The Apollo PLE133 Graphics Controller also includes a fully integrated GUI accelerator, read cache, and command FIFO that optimize memory bandwidth and maximize graphics performance.

The Apollo PLE133 Graphics Controller, with an integrated Video Display and a Capture Engine, supports dual apertures on the PCI bus which enables independent graphic and video data to be transported simultaneously to and from different memory areas and greatly accelerates the performance of both DirectDrawTM and DirectVideoTM. The Apollo PLE133 Graphics Controller can provide dual video windows that display different images from different video sources (from the PCI bus and from the capture port) on the same screen. The video image is stored in off-screen memory and is retrieved by the Video Display Processing block for video processing. With the help of DirectDrawTM acceleration for sprites, page flipping, double buffering, and color keying, video processing is performed by utilizing a proprietary edge recovery algorithm for sharper line visibility, de-interlacing, antitearing, multitap horizontal filtering, dithering, and scaling operations with bilinear interpolation in both horizontal and vertical directions. Linear scaling permits zoom in/out to any size without any restrictions. In addition, the on-chip hardware Color Space Conversion (CSC) accelerates conversion for 16 bit YUV pixels into linear true color 32 bit RGB pixels on the fly. The additional X and Y minifiers are capable of shrinking video images to any linear fractions, which saves bus bandwidth and memory space. The YUV planar logic of the Apollo PLE133 Graphics Controller supports a YUV 420 format that can eliminate redundant video stream decoding procedures. The load of the CPU is reduced while performing software MPEG or software video conferencing. The color and luminance control provided by the Apollo PLE133 Graphics Controller offers color compensations to prevent color distortion for display devices such as a CRT or TV with Gamma correction and hue adjustment control.

The Video Conferencing feature allows remote and local video images to be displayed simultaneously on the same screen.

Video Capture and DVD

The Apollo PLE133 Graphics Controller has a Video Module Interface (VMI) and advanced hardware interface logic allowing it to be directly connected to many MPEG and video decoders such as the C-Cube CL450/480, SGS 3400/3500, Philips 7110/1 and Brooktree BT819/817/827/829.

The Apollo PLE133 Graphics Controller, integrated with a DVD video hardware block for motion compensation, gives existing PCs the ability to play DVD video in MPEG-2 format at high bandwidths with very good video quality.

A new industry standard is being set for transmission of non-video data over a TV broadcast signal during vertical blanking dead time. This technology is referred to as Intercast. The Apollo PLE133 Graphics Controller has the ability to take the entire video stream over the video port, sending the visible video stream to the display memory for display in a window, stripping the VBI data from the stream, and then sending this data to the CPU for processing using PCI Bus Mastering.

Versatile Frame Buffer Interface

The Apollo PLE133 Graphics Controller features a versatile frame buffer interface aperture into main system memory. Optimized performance can be achieved with the single cycle memory bus interface using programmable DRAM timing. The display queue has been increased to reduce the frequency of memory bus requests, optimizing memory bus efficiency for the graphic controller.

With the support of the internal AGP aperture, the Apollo PLE133 Graphics Controller has access to system memory through the GART. In the execute mode, the Apollo PLE133 Graphics Controller is able to use both the dedicated graphics portion and the general portion of system memory for graphics operations. As a result, DVD and 3D rendering performance and quality are greatly enhanced.

Hi-Res and Hi-Ref Display Support

Apollo PLE133 Graphics Controller display enhancements dramatically improve CRT resolution. These enhancements include support of non-interlaced 1280x1024x64K, 1024x768x16M, 800x600x16M, and 640x480x16M colors for "full spectrum" color. Extended text modes of 80 or 132 columns by 25, 30, 43, or 60 rows provide an extended graphics area frequently used in many spreadsheet and database applications. Extended graphics and text modes are supported by software drivers that provide a "ready-to-go" solution, minimizing the need for additional driver development.

A virtual screen can be created with the Apollo PLE133 Graphics Controller. When this function is enabled, a selected portion of a large image can be shown on a smaller display. The image can also be moved across the whole screen, either up or down.

The Apollo PLE133 Graphics Controller is able to automatically detect DDC monitors with I²C signaling.



CRT Power Management (VESA DPMS)

The Apollo PLE133 Graphics Controller conforms to the standard power management schemes defined by VESATM for CRTs. The Apollo PLE133 Graphics Controller supports four states of VESATM Display Power Management Signaling (DPMS), which decrease monitor power consumption after timeout periods. VESATM DPMS power down states (ready, standby, suspend, and off) specify HSYNC and VSYNC signals to control the monitor power down state.

Flat Panel Monitor Interface

The Apollo PLE133 Flat Panel Monitor interface is designed to support industry standard TFT panel based Flat Panel Monitors via external TMDS transmitters. The interface supports both 18-bit and 24-bit display modes. Optionally, an 18+18 panel can be supported utilizing external latches.

	<u>24 Bit</u>	<u> 18 Bit</u>
<u>Pin</u>	<u>TFT</u>	<u>TFT</u>
PD[23]	В0	S2
PD[22]	B1	S1
PD[21]	G0	
PD[20]	G1	
PD[19]	R0	
PD[18]	R1	
PD[17]	B2	В0
PD[16]	В3	B1
PD[15]	G2	G0
PD[14]	G3	G1
PD[13]	R2	R0
PD[12]	R3	R1
PD[11]	B4	B2
PD[10]	В5	В3
PD[9]	B6	B4
PD[8]	В7	В5
PD[7]	G4	G2
PD[6]	G5	G3
PD[5]	G6	G4
PD[4]	G7	G5
PD[3]	R4	R2
PD[2]	R5	R3
PD[1]	R6	R4
PD[0]	R7	R5

Notes S2 used for external 18+18 S1 used for external 18+18

Video Capture Interface

The Video Module Interface (VMI) is supported for video devices such as MPEG1 and MPEG2. Additionally, the zero-wait state host write buffer, read cache, and memory mapped I/O increase operating speeds and contribute to peak performance levels. All I/O interfaces are 5V tolerant, capable of interfacing with external devices operating at 5V, even though the Apollo PLE133 Graphics Controller runs at 2.5V. Graphics system throughput is further enhanced by a command FIFO, allowing maximum bus transfer speed for applications such as WindowsTM or AutoCADTM that directly access video memory.

Complete Hardware Compatibility

The Apollo PLE133 Graphics Controller is fully compliant with the VESATM DDC and VAFC standards. The Apollo PLE133 Graphics Controller is 100% VGA compatible at both the BIOS and Driver level, allowing full compatibility with virtually any VGA application software. The Apollo PLE133 Graphics Controller provides hardware support to DirectDrawTM, offering high speed game graphics on Windows 98[®]. The Apollo PLE133 Graphics Controller meets the requirements of PC99 as well, supporting a unique ID for each customer and a unique ID for each model.



PINOUTS

Figure 1. VT8601A Ball Diagram (Top View)

Kev	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	GND RGB	NC	NC	NC	NC	HD62	HD57	HD63	GND	HD45	HD38	HD34	HD31	HD16	HD13	HD3	HD12	GND	CPU RST#	HA18	HA20	HA22	HA10	HA28	HA3	GND
В	GND S	GND	NC	NC	NC	HD50	HD59	HD48	HD51	HD44	HD22	HD32	HD33	HD19	HD24	HD2	HD10	HD1	HA26	HA29	HA23	HA25	HA21	HA13	HA5	HA6
C	VCC	RED	NC	NC	NC	HD60	HD55	GND	HD41	HD49	HD43	HD28	HD26	GND	HD20	HD9	HD5	HD4	GND	HA27	HA31	HA19	HA16	HA9	HA11	HA8
D	VCC R	BLUE	GRN	GND	HD61	HD53	HD54	HD47	HD42	HD37	HD36	HD29	HD25	HD23	HD7	HD11	HD8	HD6	HD15	HA30	HA17	HA12	GND	HA4	HA14	BNR#
E	VSYNC	HSYNC	IRSET	COMP	HD56	HD58	HD46	HD40	HD27	HD39	VTT	GTL REF	HD35	HD21	HD30	HD14	HD18	HD17	HD0	HA24	GTL REF	CPU RSTD#	HA7	HREQ 0#	HREQ 4#	BPRI#
F	EVDD	SDA	SCL	ETST#	SUSP	GND	VCC3	HD52	VCCI	VCC3		VCC3	GND	GND		GND	VCC3	VCCI	VTT	VCC3	GND	HA15	HREQ 1#	HREQ 2#	HREQ 3#	DE- FER#
G	EBLT	PD0	FLM	SCLK	LP	VCC3	G7	8	9	10	11	12	13	14	15	16	17	18	19	G20	VCC3	HCLK	H LOCK#	HIT#	H TRDY#	HITM#
Н	PD2	PD1	DE	PD5	EVEE	VCC3	н	CRT					CPU	Pins						Н	VCCA	VCCA	RS0#	GND	RS2#	DBSY#
J	PD4	PD3	PD8	PD7	PD11	VCCI	J	Pins							J					J	VCCI	MCLK O	DRDY#	ADS#	BREQ 0#	GND
K	PD12	PD10	PD13	PD20	PD16	PD6	K		ı	K10	11	12	13	14	15	16	K17			K	VCC3	MCLK I	RS1#	PLLTST	MD1	MD32
L	PD17	PD15	PD18	VCC3	PD9	PD14	L	Panel		L	GND	VCC3	GND	GND	VCC3	GND	L			L	GNDA	GNDA	MD33	MD35	MD3	MD2
M	PD23	IMIO	IMIIN	PD21	PD22	PD19	M	Pins		M	VCC3	GND	GND	GND	GND	VCC3	M			M	GND	MD34	MD0	MD5	MD36	MD4
N	VD14	VD13	GND	VD15	VD12	GND	N	<u> </u>	J	N	GND	GND	GND	GND	GND	GND	N			N	GND	MD39	MD37	MD7	MD38	MD6
P	GND	VD9	VD10	VD11	VD8	GND	P	Video		P	GND	GND	GND	GND	GND	GND	P			P	GND	MD12	MD8	MD41	MD9	MD40
R	VD6	VD4	VD7	VD5	VD3	VD0	R	Pins		R	VCC3	GND	GND	GND	GND	VCC3	R			R		MD44	MD10	MD43	MD11	MD42
Т	VD2	VD1	VHS	VCC3	TVD4	TVD6	Т	<u> </u>	J	T	GND	VCC3	GND	GND	VCC3	GND	Т			T	GND	MD15	MD13	MD46	MD14	MD45
U	VVS	TVD7	VCLK	TVD5	TVD2	VCC5	U			U10	11	12	13	14	15	16	U17		Mem	U	VCC3	SCAS A#	MD47	SWEA#	SWEB# CKE2	SWEC# CKE0
V	TVD0	TVD1	TVD3	TVCK	TVHS	VCCI	v	TVout]										Pins	v	VCCI	VSUS3	DQM		SCASB# CKE3	GND
w	VCC D	VCC V1	TVVS	XTLO	INTA#	VCC3	w	Pins		PCI	Pins									w	CS5#	VSUS3	DQM I	GND	DQM	DQM 4
Y	GND V1	VCC V2	VLF1	XTLI	NC	VCC3	Y7	8	1 J	10	11	12	13	14	15	16	17	18	19	Y20	VCC3	CS4#	CS3#	CS2#	CS1#	CS0#
AA	GND V2	VLF2	NC	NC	NC	GND	VCC3	AD16	VCCI	VCC3			GND	GND	GND		VCC3	VCCI	MD58	VCC3	GND	VSUS2	MA0	SRAS A#	SRASB# CKE5	SRASC# CKE4
AB	NC	NC	NC	NC	GNT 0#	AD30	AD25	AD21	DEV SEL#	PAR	CBE1#	AD10	AD7	AD5	PCLK	MD63	MD29	MD56	MD54	MD20	MD18	VSUS3	MA1	MA4	MA3	MA2
AC	NC	REQ 5#	REQ 6#	GND	REQ 0#	AD29	AD24	AD23	AD17	IRDY#	AD15	AD11	AD6	AD4	PREQ#	MD31	MD60	MD25	MD23	MD52	MD49	SUST#	GND	MA7	MA6	MA5
AD	REQ 7#	GNT 5#	GNT 6#	REQ 3#	REQ 1#	AD28	CBE3#	GND	CBE2#	TRDY#	AD14	AD9	GND	PWR OK	PGNT#	MD61	MD27	MD57	GND	MD21	MD50	MD16	DQM 6	MA11	MA9	MA8
AE	GNT 7#	GNT 4#	GNT 3#	REQ 2#	LOCK#	AD27	AD20	AD19	FRM#	STOP#	AD13	AD8	AD2	AD1	PCI RST#	MD30	MD59	MD26	MD55	MD22	MD19	MD48	DQM 3	MA12	MA13 BA0	MA10
AF	GND	REQ 4#	GNT 2#	GNT 1#	AD31	AD26	AD22	AD18	GND	SERR#	AD12	CBE0#	AD3	AD0	PCK RUN#	MD62	MD28	GND	MD24	MD53	MD51	MD17	DQM	DQM 2	MA14 BA1	GND



Figure 2. VT8601A Pin List (Numerical Order)

Pir	n #		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin #		Pin Name	Pin#		Pin Names	Pin#		Pin Name
A	01	P	GNDRGB	D02	Α	BLUE	G05	О	LP	N26	Ю	MD06	Y22	О	CS4#	AC26	О	MA05
A(NC	D03	Α	GRN	G06	P	VCC3	P01	P	GND	Y23	O	CS3#	AD01	Ю	REO7#
A(NC	D04	P	GND	G21	P	VCC3	P02		VD09	Y24	O	CS2#	AD02		GNT5#
A(NC	D05		HD61	G22	I	HCLK	P03		VD10	Y25	0	CS1#	AD03	IO	
A(NC HD62	D06 D07	IO	HD53 HD54	G23 G24	I	HLOCK# HIT#	P04 P05	IO IO	VD11 VD08	Y26 AA01	OP	CS0# GNDV2	AD04 AD05	I I	REQ3# REQ1#
A(IO	HD57	D07		HD47	G24 G25		HTRDY#	P05	P	GND	AA01	A	VLF2	AD03 AD06	IO	AD28
A(IO	HD63	D09		HD42	G26	I	HITM#	P21	P	GND	AA03		NC	AD07	Ю	CBE3#
A	09	P	GND	D10	Ю	HD37	H01	О	PD02	P22	Ю	MD12	AA04	Ю	NC	AD08	P	GND
A			HD45	D11		HD36	H02	0	PD01	P23		MD08	AA05		NC	AD09	Ю	
A			HD38	D12		HD29 HD25	H03	0	DE	P24		MD41 MD09	AA06	P	GND	AD10	IO	
A			HD34 HD31	D13 D14		HD23	H04 H05	0	PD05 EVEE /	P25 P26		MD40	AA07 AA08	P IO	VCC3 AD16	AD11 AD12	IO IO	AD14 AD09
A		Ю	HD16	D15		HD07	H06	P	VCC3	R01	IO		AA09	P	VCCI	AD13	P	GND
A		Ю	HD13	D16	Ю		H21	P	VCCA	R02	Ю	VD04	AA10	P	VCC3	AD14	I	PWROK
A			HD03	D17	IO		H22	P	VCCA	R03			AA13		GND	AD15	0	PGNT#
A			HD12	D18		HD06	H23	IO	RS0#	R04		VD05	AA14	P	GND	AD16	IO	MD61
A1 A		P	GND CPURST#	D19 D20		HD15 HA30	H24 H25	P IO	GND RS2#	R05 R06		VD03 VD00	AA15 AA17	P P	GND VCC3	AD17 AD18	IO	MD27 MD57
A			HA18	D21		HA17	H26	Ю	DBSY#	R22		MD44	AA18	P	VCCI	AD19	P	GND
A2			HA20	D22	Ю		J01	О	PD04	R23		MD10	AA19	Ю	MD58	AD20	Ю	MD21
A2			HA22	D23	P	GND	J02	О	PD03	R24		MD43	AA20	P	VCC3	AD21	Ю	MD50
A2			HA10	D24	IO		J03	0	PD08	R25			AA21	P	GND	AD22	IO	MD16
A2			HA28 HA03	D25 D26		HA14 BNR#	J04 J05	0	PD07 PD11	R26 T01	IO IO		AA22 AA23	P O	VSUS2 MA00 / strap	AD23 AD24	0	DQM6 MA11 / strap
A		P	GND	E01	0	VSYNC	J06	P	VCCI	T02	Ю	VD02 VD01	AA24	ŏ	SRASA#	AD25	ŏ	MA09 / strap
B		P	GNDS	E02	ŏ	HSYNC	J21	P	VCCI	T03	IO	VHS	AA25	О	SRASB# / CKE5	AD26	О	MA08 / strap
B			GND	E03	Α	IRSET	J22	О	MCLKO	T04	P	VCC3	AA26		SRASC# / CKE4	AE01	Ю	GNT7#
B			NC NC	E04 E05	A	COMP HD56	J23 J24	IO	DRDY# ADS#	T05 T06	0	TVD4	AB01		NC NC	AE02 AE03	0	GNT4# GNT3#
B(NC NC	E03	IO	HD58	J24 J25	IO O	BREQ0#	T21	O P	TVD6 GND	AB02 AB03		NC NC	AE03	O	REO2#
B			HD50	E07	IO		J26	P	GND	T22	IO	MD15	AB04		NC	AE05	IO	
B	07	Ю	HD59	E08	Ю	HD40	K01	О	PD12	T23	Ю	MD13	AB05	О	GNT0#	AE06	Ю	AD27
B			HD48	E09	IO		K02	0	PD10	T24			AB06		AD30	AE07	IO	
B		IO IO	HD51 HD44	E10 E11	10 P	HD39 VTT	K03 K04	0	PD13 PD20	T25 T26		MD14 MD45	AB07 AB08		AD25 AD21	AE08 AE09	IO IO	
B			HD22	E12	P	GTLREF	K05	ŏ	PD16	U01	IO	VVS	AB09		DEVSEL#	AE10	Ю	STOP#
В			HD32	E13	Ю	HD35	K06	O	PD06	U02	О	TVD7	AB10			AE11	Ю	AD13
B			HD33	E14		HD21	K21	P	VCC3	U03	IO	VCLK	AB11		CBE1#	AE12	IO	AD08
B			HD19 HD24	E15		HD30	K22	I	MCLKI	U04 U05	0	TVD5 TVD2	AB12		AD10 AD07	AE14	IO	AD02 AD01
B			HD02	E16 E17		HD14 HD18	K23 K24	IO I	RS1# PLLTST	U06	O P	VCC5	AB13 AB14		AD07 AD05	AE14 AE15	IO	RESET#
B			HD10	E18		HD17	K25		MD01	U21	P	VCC3	AB15	I	PCLK	AE16	Ю	
В			HD01	E19		HD00	K26		MD32	U22	О	SCASA#	AB16		MD63	AE17		
B			HA26	E20		HA24	L01	0	PD17	U23			AB17		MD29	AE18		MD26
B2 B2			HA29 HA23	E21 E22	P	GTLREF CPURSTD#	L02 L03	0	PD15 PD18	U24 U25	0	SWEA#/ SWEB#/ / CKE2	AB18 AB19		MD56 MD54	AE19 AE20	IO	MD55 MD22
B			HA25	E23		HA07	L04	P	VCC3	U26	ŏ	SWEC#/ / CKE0	AB20		MD20	AE21	Ю	MD19
B			HA21	E24		HREQ0#	L05	О	PD09	V01	О	TVD0	AB21	Ю	MD18	AE22		
B			HA13	E25		HREQ4#	L06	0	PD14	V02	0	TVD1	AB22	P	VSUS3	AE23	0	DQM3
B2 B2			HA05 HA06	E26 F01	0	BPRI# EVDD	L21 L22	P P	GNDA GNDA	V03 V04	0	TVD3 TVCLK	AB23 AB24		MA01 / strap MA04	AE24 AE25	0	MA12 / strap MA13 / strap
C		P	VCCS	F02	Ю		L23	Ю	MD33	V05	ŏ	TVHS	AB25		MA03	AE26	ŏ	MA10 / strap
C)2	Α	RED	F03	Ю	SCL	L24	Ю	MD35	V06	P	VCCI	AB26	О	MA02 / strap	AF01	P	GND
CO			NC NC	F04	I	ETST# SUSP	L25		MD03 MD02	V21	P	VCCI VSUS3	AC01			AF02	I	REQ4#
C			NC	F05 F06	P	GND	L26 M01	0	PD23	V22 V23		DQM0			REQ5# REQ6#	AF03 AF04	o	GNT2# GNT1#
C			HD60	F07	P	VCC3	M02	ŏ	IMIO	V24	ŏ	SCASC# / CKE1	AC04		GND	AF05	Ю	
C		Ю	HD55	F08		HD52	M03	I	IMIIN	V25	О	SCASB# / CKE3	AC05	I	REQ0#	AF06	Ю	AD26
C			GND	F09	P	VCCI	M04	0	PD21	V26	P	GND	AC06		AD29	AF07		AD22
C			HD41 HD49	F10 F12	P P	VCC3 VCC3	M05 M06	0	PD22 PD19	W01 W02	P P	VCCD VCCV1	AC07 AC08	10	AD24 AD23	AF08 AF09	P	AD18 GND
C			HD43	F13	P	GND	M21	P	GND	W03		TVVS			AD17	AF10		SERR#
C			HD28	F14	P	GND	M22	Ю	MD34	W04		XLTO	AC10	Ю	IRDY#	AF11	Ю	AD12
C			HD26	F16	P	GND	M23		MD00	W05	O	INTA#			AD15	AF12		CBE0#
C			GND HD20	F17 F18	P P	VCC3 VCCI	M24 M25		MD05 MD36	W06 W21	P	VCC3 CS5#	AC12		AD11 AD06	AF13 AF14		AD03 AD00
C			HD09	F19	P	VTT	M26		MD36 MD04	W21 W22	P	VSUS3			AD06 AD04	AF14 AF15		PCKRUN#
C	17	Ю	HD05	F20	P	VCC3	N01	Ю	VD14	W23	o	DQM1	AC15	I	PREQ#	AF16	Ю	MD62
C	18	Ю	HD04	F21	P	GND	N02	Ю	VD13	W24	P	GND	AC16		MD31	AF17		MD28
C			GND	F22		HA15	N03	P	GND VD15	W25		DQM5			MD60	AF18	P	GND MD24
C2 C2			HA27 HA31	F23 F24	10	HREQ1# HREQ2#	N04 N05		VD15 VD12	W26 Y01	P	DQM4 GNDV1			MD25 MD23	AF19 AF20	IO	MD24 MD53
C			HA19	F25	IO	HREQ3#	N06	P	GND	Y02	P	VCCV2			MD52	AF21		
C	23	Ю	HA16	F26	Ю	DEFER#	N21	P	GND	Y03	A	VLF1	AC21	Ю	MD49	AF22	Ю	MD17
C			HA09	G01	0	EBLT	N22		MD39	Y04		XLTI	AC22		SUST#	AF23	0	DQM7
C2			HA11 HA08	G02 G03	0	PD00 FLM	N23 N24		MD37 MD07	Y05 Y06		NC VCC3	AC23 AC24		GND MA07 / strap	AF24 AF25	0	DQM2 MA14 / strap
D		P	VCCR	G04	ŏ		N25		MD38	Y21	P	VCC3	AC25		MA06	AF26	P	GND

Center GND Pins (28 pins): L11, L13-14, L16, M12-15, N11-16, P11-16, R12-15, T11, T13-14, T16
Center VCC3 Pins (8 pins): L12, L15, M11, M16, R11, R16, T12, T15



Figure 3. VT8601A Pin List (Alphabetical Order)

ABEL 10 ADDU	Pin #	Pin Name	Pin#		Pin Name	Pin #		Pin Name	Pin#		Pin Name	Pin#		Pin Names	Pin#		Pin Name
ABEL 10 ADOL PIE PIE P GND CAS 16 10 PIDOS ABEZ 10 MARI SUB DA ADOL PIE PIE P GND CAS 10 PIDOS ABEZ 10 MARI SUB 10 ADOL PIE P GND CAS 10 PIDOS ABEZ 10 MARI SUB 10 PIDOS ABEZ 10 PIDOS A	AF14 IO	AD00	F13	P	GND	B16	Ю	HD02	AA23	О	MA00 / strap	AF16	Ю	MD62	U25	О	SWEB#//CKE2
APIS 10 AD03	AE14 IO	AD01				A16	Ю	HD03	AB23	О	MA01 / strap	AB16	Ю	MD63	U26	О	SWEC#//CKE0
ACLE 10 AD96	AE13 IO	AD02	F16	P	GND		Ю						-		AD10		
Annel O Abbs													-				
ACCID 01 ADD6													-				
ABBI 10 AD09													_				
ABED 10 ADB8													-				
ABILL 10 AD10 P10 P CND A17 FO FID A256 O MAIN/Stap COS NC TO O TVD6				P		B17	Ю					B05	-		T05	О	TVD4
ACT 10 AD1 P06 P GND A15 10 B01 AD2 D16 C1 C1 C1 C2 C1 C2 C2 C3 C3 C4 C4 C4 C4 C4 C4													-				
AFII 10 AD12													-				
ABEI 10 AD13													-				
ADDITION													_				
AAOB O A1016 AAOB P CND E17 O HD18 122 O MCLKO ABOI 1 NC F12 P VCC3				P									-				
ACOS 10 AD17													-				
AFOR 10 AD18													-				
ABOR 10 AD19													-				
ABOR IO ADZO													_				
ABOR 10 ADZI									L25	Ю	MD03	AC01		NC			
ACOS 10 AD23					GND												
Add																	
ABOP 10 AD25																	
AF06 IO AD26																	
ADM6 10 ADZ8	AF06 IO	AD26	AF01	P	GND	C12	Ю	HD28	P25	Ю	MD09	H01	О	PD02	W06	P	VCC3
ACOG DO AD29																	
AB66 IO AD30										IO	MD11		_				
APOS DADS# ADS# ADS P GNDA B B B D HD33 TZ D MD15 DO2 DO7 AA17 P VCC3		I IF															
DOZ LO BNR DOZ													_				
D26 10 BNR# V91 P CNDV1 D11 10 HD36			A01	P		A12				Ю	MD15	J03	О				
													_				
ABOS O GNTO# ABOS O																	
AFIG O CBIE/# AFO4 O GNT1# E10 IO ID39 AB20 IO MD22 IO MD21 IO O D13 F99 P VCCI AD09 IO CBIE3# AEO3 O GNT3# C09 IO ID44 AEO3 O MD21 IO MD22 IO O D15 Jo6 P VCCI AD09 IO CBIE3# AEO3 O GNT3# C09 IO ID44 AEO3 IO MD22 IO MD22 IO D15 Jo6 P VCCI AD09 IO CD42 ACO3 O GNT3# AEO3 O GNT5# AEO3 O GNT5									II								
ADD07 IO CBE3#				O	GNT1#	E10		HD39		Ю	MD20		О				
ADD 10 CBE3#																	
E04 A COMP																	
ADDITION Color C																	
Y25																	
Y24																	
Y22																	
Y22 O CS3#																	
W21																	
H26 IO DBSY#																	
H03 O DE													I				
F26 O DEFER# C26 O HA08 D07 IO HD54 L24 IO MD35 C02 A RED T01 IO VD02													I				
AB09 IO DEVSEL#																	
W23																	
AF24 O DQM2																	
RE23 O DQM3 B24 IO HA13 B07 IO HD59 P26 IO MD40 AF02 I REQ4# R03 IO VD07														REO3#			
W26 O DQM4 D25 IO HA14 C06 IO HD60 P24 IO MD41 AC02 I REQ5# P05 IO VD08			B24	Ю	HA13									REQ4#			
AD23 O DQM6 C23 IO HA16 A06 IO HD62 R24 IO MD43 AD31 I REQ7# P03 IO VD10			D25	Ю	HA14		Ю	HD60						REQ5#		Ю	VD08
AF23 O DQM7																	
DRDY#																	
G01 O EBLT C22 IO HA19 G26 I HITM# T24 IO MD46 K23 IO RS1# N02 IO VD13													Ю	RS0#			
F01 O EVDD B23 IO HA21 E24 IO HREQ0# AC21 IO MD48 V25 O SCASA# T03 IO VD15	G01 O	EBLT	C22	Ю	HA19	G26	I	HITM#	T24	Ю	MD46	K23	Ю	RS1#	N02	Ю	VD13
H05																	
GO3 O FLM										IO	MD48 MD49						
AE09 IO FRAME#										IO	MD50						
A18 P GND	AE09 IO	FRAME#	E20	Ю	HA24	F25	Ю	HREQ3#	AF21	Ю	MD51	G04	О	SCLK	AA02	Α	VLF2
A26 P GND C20 IO HA27 G25 IO HTRDY# AB19 IO MD54 AF10 IO SERR# W22 P VSUS3 B02 P GND B20 IO HA29 M03 I MIIN AB18 IO MD55 AA24 O SRASA# AB22 P VSUS3 C14 P GND D20 IO HA30 W05 O INTA# AD18 IO MD57 AA26 O SRASC# / CKE4 E11 P VTT																	
B02 P GND																	
C08 P GND B20 IO HA29 M03 I IMIIN AB18 IO MD56 AA25 O SRASB# / CKE5 E01 O VSYNC C14 P GND D20 IO HA30 W05 O INTA# AD18 IO MD57 AA26 O SRASC# / CKE4 E11 P VTT	-	- '															
	C08 P	GND	B20	Ю	HA29	M03	I	IMIIN	AB18	Ю	MD56	AA25	О	SRASB# / CKE5	E01	О	VSYNC
D04 P GND G22 1 HCLK E03 A IRSET AE17 IO MD59 F05 1 SUSP U01 IO VVS	C19 P														F19		
D04 P GND G22 1 HCLK E03 A IRSE1 AE1 / 10 MD39 F03 1 SUSP U01 10 VVS D23 P GND E19 I0 HD00 AE05 I0 LOCK# AC17 I0 MD60 AC22 I SUST# Y04 I XLTI																	
F06 P GND B18 IO HD01 G05 O LP AD16 IO MD61 U24 O SWEA# W04 O XLTO																	

Center GND Pins (28 pins): L11, L13-14, L16, M12-15, N11-16, P11-16, R12-15, T11, T13-14, T16
Center VCC3 Pins (8 pins): L12, L15, M11, M16, R11, R16, T12, T15



Pin Descriptions

Table 1. VT8601A Pin Descriptions

			CPU Interface
Signal Name	Pin #	<u>I/O</u>	Signal Description
HA[31:3]#	see pin list	Ю	Host Address Bus. Connect to the address bus of the host CPU. These pins are inputs during CPU cycles, but are driven by the VT8601A during cache snooping operations.
HD[63:0]#	see pin list	IO	Host CPU Data. These signals are connected to the CPU data bus.
ADS#	J24	IO	Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle.
BNR#	D26	Ю	Block Next Request . Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.
BPRI#	E26	Ю	Priority Agent Bus Request . The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The VT82C693 drives this signal to gain control of the processor bus.
DBSY#	H26	Ю	Data Bus Busy . Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.
DEFER#	F26	Ю	Defer . The VT8601A uses a dynamic deferring policy to optimize system performance. The VT8601A also uses the DEFER# signal to indicate a processor retry response.
DRDY#	J23	IO	Data Ready. Asserted for each cycle that data is transferred.
HIT#	G24	IO	Hit . Indicates that a cacheing agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.
HITM#	G26	I	Hit Modified . Asserted by the CPU to indicate that the address presented with the last assertion of EADS# is modified in the L1 cache and needs to be written back.
HLOCK#	G23	I	Host Lock . All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.
BREQ0#	J25	О	Bus Request 0. Bus request output to CPU.
HREQ[4:0]#	E25, F25, F24, F23, E24	Ю	Request Command . Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.
HTRDY#	G25	Ю	Host Target Ready . Indicates that the target of the processor transaction is able to enter the data transfer phase.
RS[2:0]#	H25, K23, H23	Ю	Response Signals. Indicates the type of response per the table below: RS[2:0]# Response type O00 Idle State O01 Retry Response O10 Defer Response O11 Reserved 100 Hard Failure 101 Normal Without Data 110 Implicit Writeback 111 Normal With Data
CPURST#	A19	О	CPU Reset. Reset output to CPU
CPURSTD#	E22	О	CPU Reset Delayed. CPU Reset output delayed by 2T.



		D	RAM Interface
Signal Name	<u> Pin #</u>	<u>I/O</u>	Signal Description
MD[63:0]	see pin list	IO	Memory Data.
MA[14:0] / Strap Options	AF25, AE25, AE24, AD24, AE26, AD25, AD26, AC24, AC25, AC26, AB24, AB25, AB26, AB23, AA23	O/I	Memory Address. DRAM address lines. These pins are also used for power-up strapping options (sampled on the rising edge of RESET#): MA14,12 Rx68[1-0] CPU FSB Freq (0=66, 1=100, 2=rsvd, 3=133) MA13 Rx52[7] GTL I/O Buffer Pullup (L=Enable, H=Disable) MA11 Rx50[7] In-Order Queue Depth (L=4-level, H=1-level) MA10-9 North Bridge Clock Delay (0-3 Clocks) MA8, 2 Graphics Clock Select (0=Normal, 1-3=Test) MA7 Graphics Test Mode (L=Normal, H=Test) MA1-0 Graphics Clock Delay (0-3 Clocks) All pins have internal pull-downs for default low (L). Strap high (H) using 4.7KΩ TO VCC3.
CKE5# / SRASB#,	AA25,	IO	SDRAM Clock Enable. Clock enables 5-0 may be connected to the
CKE4# / SRASC#,	AA26,		DRAM modules in any order. Each DRAM module requires 2 clock
CKE3# / SCASB#,	V25,		enables.
CKE2# / SWEB#,	U25,		Note: These pins are powered by VSUS
CKE1# / SCASC#,	V24,		
CKE0# / SWEC#	U26		
CS[5-0]#	W21, Y22, Y23, Y24, Y25, Y26	О	Chip Select. One per bank (powered by VSUS)
DQM[7:0]	AF23, AD23, W25, W26, AE23, AF24, W23, V23	О	Data Mask. One per byte lane (powered by VSUS)
SRASA#,	AA24,	О	Row Address Command Indicator. For support of up to three
SRASB# / CKE5, SRASC# / CKE4	AA25, AA26		Synchronous DRAM DIMM slots (these are copies of the same logical signal). "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1), and "C" controls banks 4-5 (module 2).
SCASA#,	U22,	О	Column Address Command Indicator. For support of up to three
SCASB# / CKE3	V25,		Synchronous DRAM DIMM slots (these are copies of the same logical
SCASC# / CKE1	V24		signal). "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1), and "C" controls banks 4-5 (module 2).
SWEA#,	U24,	О	Write Enable Command Indicator. For support of up to three
SWEB# / CKE2,	U25,		Synchronous DRAM DIMM slots (these are copies of the same logical
SWEC# / CKE0	U26		signal). "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1), and "C" controls banks 4-5 (module 2). Note: These pins are powered by VSUS.

Note: Clocking of the memory subsystem uses memory clock (MCLK); see the clock pin group at the end of the pin descriptions section for descriptions of the clock pins.

Note: Connect all memory interface pins except MD to the DRAM modules through 22Ω series resistors (see the Apollo PLE133 Design Guide" for more specific connection details and PCB layout recommendations).



PCI Bus Interface							
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description				
AD[31:0]	see pin list	IO	Address/Data Bus. The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles.				
CBE[3:0]#	AD7, AD9, AB11, AF12	Ю	Command/Byte Enables. Commands are driven with FRAME# assertion Byte enables corresponding to supplied or requested data are driven or following clocks.				
PAR	AB10	IO	Parity. A single parity bit is provided over AD[31:0] and C/BE[3:0].				
FRAME#	AE9	Ю	Frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator. $10K\Omega$ pullup to VCC3.				
IRDY#	AC10	IO	Initiator Ready. Asserted when initiator is ready for data transfer. $10K\Omega$ pullup to VCC3.				
TRDY#	AD10	Ю	Farget Ready. Asserted when target is ready for data transfer. 10 K Ω pullup to VCC3.				
STOP#	AE10	IO	Stop. Asserted by the target to request the master to stop the current transaction. $10K\Omega$ pullup to VCC3.				
DEVSEL#	AB9	Ю	Device Select. This signal is driven by the PLE133 when a PCI initiator is attempting to access main memory. It is an input when the PLE133 is acting as a PCI initiator. $10K\Omega$ pullup to VCC3.				
LOCK#	AE5	IO	Lock. Used to establish, maintain, and release resource lock. $10K\Omega$ pullup to VCC3.				
SERR#	AF10	IO	System Error. The PLE133 will pulse this signal when it detects a system error condition ($10K\Omega$ pullup to VCC3).				
PREQ#	AC15	I	South Bridge Request. This signal comes from the South Bridge. PREQ# is the South Bridge request for the PCI bus. $10K\Omega$ pullup to VCC3.				
PGNT#	AD15	О	South Bridge Grant. This signal driven by the PLE133 to grant PCI access to the South Bridge. $10K\Omega$ pullup to VCC3.				
REQ[7:0]#	AD1, AC3, AC2, AF2, AD4, AE4, AD5, AC5	I	PCI Master Request. PCI master requests for use of the PCI bus. $2.2K\Omega$ pullup to VCC5.				
GNT[7:0]#	AE1, AD3, AD2, AE2, AE3, AF3, AF4, AB5	О	PCI Master Grant. Permission is given to the master to use the PCI bus. $2.2K\Omega$ pullup to VCC3.				
INTA#	W5	0	PCI Interrupt Out. INTA# is an asynchronous active low output used to signal an event that requires handling. It is driven by the integrated graphics controller.				

Note: Clocking of the PCI interface is performed with PCLK; see the clock pin group at the end of the pin descriptions section for descriptions of the clock input pins.



	Clock / Reset Control						
Signal Name	<u>Pin #</u>	I/O	Signal Description				
HCLK	G22	I	Host Clock. This pin receives the host CPU clock. This clock is used by all logic in the host CPU domain. It is driven by the external clock synthesizer.				
MCLKI	K22	I	Memory Clock In. This clock is used by internal clock logic to maintain the proper phase relationship with MCLKO. It is driven by the external clock synthesizer.				
MCLKO	J22	О	emory Clock Out. Created on-chip from MCLKI and used by the memory ntroller as a timing reference for creation of all memory timing sequences. It is nnected to the external clock chip for use in maintaining proper phase relationships.				
PCLK	AB15	I	CI Clock. This clock is used by all on-chip logic in the PCI clock domain. This input ust be 33 MHz maximum to comply with PCI specification requirements and must be nchronous with the host CPU clock (HCLK) with an HCLK:PCLK frequency ratio of 1 (66MHz CPU clock) or 3:1 (100 MHz CPU clock). The PCI clock needs to be ntrolled to within 1.5 ± 0.5 nsec relative to the host CPU clock (CPU leads).				
PCKRUN#	AF15	Ю	CI Clock Run. For implementation of PCI bus clock control for low-power PCI bus peration. Refer to the "PCI Mobile Design Guidelines" and "Apollo PLE133 Design uide" documents for additional information.				
XLTI	Y4	I	Crystal Input. 14.31818 MHz for the video clock synthesizer reference. Connect to a 14.31818 MHz clock source if a crystal not used. Connect to main ground plane GND with 10Pf if using a crystal.				
XLTO	W4	О	Crystal Output. 14.31818 MHz for the video clock synthesizer reference. Leave open f a clock source is used instead of a crystal. Connect to main ground plane GND with 0Pf if using a crystal.				
RESET#	AE15	I	Reset. Driven from the South Bridge PCIRST# signal. When asserted (low), this signal resets the PLE133 and sets all register bits to the default value. This signal also connects to the PCI bus (South Bridge RESET drives the ISA bus if implemented). The rising edge of this signal is used to sample all power-up strap options (see memory interface MA pins).				
CPURST#	A19	O	CPU Reset. CPU Reset output to the host CPU.				
CPURSTD#	E22	О	CPU Reset Delayed 2T. Alternate CPU Reset output to the host CPU				
PWROK	AD14	I	Power OK. Connect to South Bridge and Power Good circuitry.				
SUST#	AC22	I	Suspend Status. For implementation of the Suspend-to-DRAM feature. <u>Input logic for this pin is powered by VSUS.</u> Connect to the South Bridge SUST# pin or to a $10K\Omega$ pullup to VSUS if not used.				
SUSP	F5	I	Suspend. Used to put the integrated graphics controller into suspend state. Input logic for this pin is powered by VCC3. Connect to South Bridge GPO pin or to a $10K\Omega$ pullup to VCC3 if not used.				

Miscellaneous							
Signal Name	Signal Name Pin # I/O Signal Description						
ETST#	F4	I	Test Mode Enable. 4.7KΩ pullup to VCC3 for normal operation.				
IMIO	M2	О	IMI Out. Leave open.				
IMIIN	M3	I	IMI In. 4.7KΩ pullup to VCC3.				



	CRT Interface					
Signal Name	Pin #	<u>I/O</u>	Signal Description			
RED	C2	A	Red. Red analog output to the CRT. Connect 75Ω load resistor to GNDR (RGB Return) and connect to VGA connector through a series ferrite bead and 10pF capacitors to GNDR on both input and output sides of the bead (see "Apollo PLE133 Design Guide").			
GRN	D3	Α	Green. Green analog output to the CRT. Connect same as RED.			
BLUE	D2	Α	Blue. Blue analog output to the CRT. Connect same as RED.			
HSYNC	E2	О	Horizontal Sync. Digital horizontal sync output to the CRT. Also used (with VSYNC) o signal power management state information to the CRT per the VESA TM DPMS TM standard. Connect to VGA connector through a series 47Ω resistor and 120pF capacitor o ground (see "Apollo PLE133 Design Guide").			
VSYNC	E1	О	Vertical Sync. Digital vertical sync output to the CRT. Also used (with HSYNC) to signal power management state information to the CRT per the VESA TM DPMS TM standard. Connect to VGA connector through a series 47Ω resistor and 120pF capacitor to ground (see "Apollo PLE133 Design Guide").			
SDA	F2	Ю	DDC Data/Address. Serial I ² C protocol for VESA TM DDC2B signaling to the CR Connect this pin to VCC5 through a 4.7KΩ pullup. Connect to the VGA connector on (pin 12 of the connector). Connect through a ferrite bead and 120pF capacitor to grown (on the output side of the bead). Refer to the "Apollo PLE133 Design Guide" fadditional information.			
SCL	F3	Ю	DDC Clock. Serial I ² C protocol for VESA TM DDC2B signaling to the CRT. Connect this pin to VCC5 through a 4.7KΩ pullup. Connect to the VGA connector only (pin 15 of the VGA connector). Connect through a ferrite bead and 120pF capacitor to ground (on the output side of the bead). Refer to the "Apollo PLE133 Design Guide" for additional information.			

DFP Interface					
Signal Name	Pin#	<u>I/O</u>	Signal Description		
PD[23-0]	(see pin list)	О	Panel Data. Digital pixel data outputs to the panel.		
SCLK	G4	О	Shift Clock. Clock for transferring digital pixel data.		
DE	Н3	О	Data Enable. Indicates valid data on PD[23-0].		
LP	G5	0	Line Pulse. Digital monitor equivalent of HSYNC.		
FLM	G3	О	First Line Marker. Digital monitor equivalent of VSYNC.		
EVDD	F1	О	Enable Panel VDD Power.		
EVEE	Н5	О	Enable Panel VEE Power.		
EBLT	G1	О	Enable Panel Backlight.		

Note: Connect SHFCLK, DE, LP, and FLM to external TMDS transmitters through series 22Ω resistors. See the "Apollo PLE133 Design Guide" for DFP interface design examples and additional information.



TV Input / Video Interface							
Signal Name	Signal Name Pin # I/O Signal Description						
VD[15-0]	N4, N1, N2, N5, P4, P3, P2, P5,	IO	Video Capture / Playback Data.				
R3, R1, R4, R2, R5, T1, T2, R6							
VHS	Т3	IO	Video Horizontal Sync. Connect to TV decoder if used.				
VVS U1 IO Video Vertical Sync. Connect to TV decoder if used.							
VCLK	U3	IO	Video Clock. Connect to TV decoder through a series 22Ω resistor.				

Note: Refer to the "Apollo PLE133 Design Guide" for video interface design examples.

TV Output Interface						
Signal Name	Signal Name Pin # I/O Signal Description					
TVD[7-0]	U2, T6, U4, T5, V3, U5, V2, V1	О	TV Output Data. Connect to TV encoder if used.			
TVHS	V5	О	TV Horizontal Sync. Connect to TV encoder if used.			
TVVS W3 O TV Vertical Sync. Connect to TV encoder if used.						
TVCLK	V4	О	TV Clock. Connect to TV encoder through a series 22Ω resistor.			

Note: Refer to the "Apollo PLE133 Design Guide" for TV interface design examples.



	Clock Power / Ground and Filtering					
Signal Name	Pin #	<u>I/O</u>	Signal Description			
VCCA	H21, H22	P	Power for North Bridge Clock Circuitry $(2.5V \pm 5\%)$. Connect to VCCI through a ferrite bead and decouple to GNDA with 0.001Uf and 0.1Uf ceramic and 10Uf tantalum capacitors (see "Apollo PLE133 Design Guide").			
GNDA	L21, L22	P	Ground for North Bridge Clock Circuitry. Connect to main ground plane GND through a ferrite bead. (see "Apollo PLE133 Design Guide").			
VCCV1	W2	P	wer for Video Clock Synthesizer 1 Analog Circuitry (2.5V ±5%). Connect to CI through a ferrite bead and decouple to GNDV1 with 0.001Uf and 0.1Uf ceramic 10Uf tantalum capacitors (see "Apollo PLE133 Design Guide").			
GNDV1	Y1	P	round for Video Clock Synthesizer 1. Connect to main ground plane through a rite bead.			
VLF1	Y3	A	Low Pass Filter Capacitor for Video Clock Synthesizer 1. Connect to GNDV1 through a 560Pf capacitor.			
VCCV2	Y2	P	Power for Video Clock Synthesizer 2 Analog Circuitry (2.5V ±5%). Connect to VCCI through a ferrite bead and decouple to GNDV2 with 0.001Uf and 0.1Uf ceramic and 10Uf tantalum capacitors (see "Apollo PLE133 Design Guide").			
GNDV2	AA1	P	Ground for Video Clock Synthesizer 2. Connect to main ground plane through a ferrite bead.			
VLF2	AA2	A	Low Pass Filter Capacitor for Video Clock Synthesizer 2. Connect to GNDV2 through a 560Pf capacitor.			
PLLTST	K24	I	PLL Test. Pull down with 4.7K resistor for normal operation.			

RAMDAC Output Power / Ground and Analog Control						
Signal Name	Pin#	<u>I/O</u>	Signal Description			
VCCS	C1	P	ower for RAMDAC Current Source Circuitry (2.5V ±5%). Connect to VCCI brough a ferrite bead and decouple to GNDS with 0.001uF and 0.1uF ceramic and 0.0uF tantalum capacitors (see "Apollo PLE133 Design Guide").			
GNDS	B1	P	round for RAMDAC Current Source Circuitry. Connect to main ground plane rough a ferrite bead.			
COMP	E4	A	Compensation Capacitor. RAMDAC analog control. Connect to VCCS using a 0.1 IF capacitor.			
IRSET	Е3	A	RAMDAC Current Set Point Resistor. RAMDAC analog control. Connect to GNDS through a 360Ω 1% resistor.			
GNDRGB	A1	P	RGB Video Output Return. Connection point for the RGB load resistors. Also used as a shield for the RGB video output traces to the VGA display connector. Connects to RGB return pins 6, 7, and 8 of the VGA connector. Connect to main ground plane through a ferrite bead. Refer to the "Apollo PLE133 Design Guide" for more specific connection and PCB layout details.			

Commonly Used Prefix / Suffix Letters in Signal Names:

I = Internal Logic A = North Bridge Clock Synthesizer M = Memory (SDRAM) Interface V1 = Video Clock Synthesizer PLL1 H = Host CPU Interface V2 = Video Clock Synthesizer PLL2 P = PCI Bus Interface D = Video Clocks Digital Data Path G = AGP Bus (internal in PLE133) R = RAMDAC Digital Data Path GM = Graphics Memory Interface S = RAMDAC Current Source RGB = Analog Video Out Return U (or USB) = USB (Universal Serial Bus)

H (or HWM) = Hardware Monitoring TV = TV Out

SUS = Suspend Power V = TV In / Video Capture



Digital Power and Ground						
Signal Name	Pin #	<u>I/O</u>	Signal Description			
VCC5	U6	P	Power for Display / Video Interfaces (5V ±5%). Power for CRT H/VSYNC, DFP interface, video interface, and TV interface. Used to provide adequate output voltage swing for driving external video devices. Also used to provide 5V input tolerance from those interfaces.			
VCC3	F7, F10, F12, F17, F20, G6, G21, H6, K21, L4, L12, L15, M11, M16, R11, R16, T4, T12, T15 , U21, W6, Y6, Y21, AA7, AA10, AA17, AA20	P	Power for On-Board Interfaces (3.3V ±5%). Power for host CPU / L2 Cache interface, PCI bus interface, and memory interface (except pins listed below under VSUS).			
VSUS3	V22, W22, AB22	P	Suspend Power (3.3V ±5%). Power for memory interface signals SRASC#, SCASC#, SWEC#, SWEB#, RAS[5-0]#, CAS[7-0]#, and SUST#. Connect to VCC3 if suspend functions are not implemented.			
VSUS2	AA22	P	Suspend Power (2.5V \pm 5%). Connect to VCCI if suspend functions are not implemented.			
VCCI	F9, F18, J6, J21, V6, V21, AA9, AA18	P	Power for On-Chip Internal Logic (2.5V ±5%).			
VCCD	W1	Р	Power for Video Clock Synthesizer Digital Logic (2.5V ±5%). Connect to VCCI through a ferrite bead and decouple to main ground plane GND with 0.001uF and 0.1uF ceramic and 10uF tantalum capacitors (see "Apollo PLE133 Design Guide").			
VCCR	D1	P	Power for RAMDAC Video Output Digital Logic (2.5V ±5%). Connect to VCCI through a ferrite bead and decouple to main ground plane GND with 0.001uF and 0.1uF ceramic and 10uF tantalum capacitors (see "Apollo PLE133 Design Guide").			
VTT	E11, F19	P	CPU Interface Termination Voltage (1.5V ±10%).			
GTLREF	E12, E21	P	CPU Interface GTL+ Voltage Reference. 2/3 VTT ±2%. Derived from the termination voltage to the pullup resistors. Determines the noise margin for the host CPU interface signals. Internally connects to the GTL ⁺ sense amp on each GTL ⁺ input or I/O pin.			
GND	A9, A18, A26, B2, C8, C14, C19, D4, D23, F6, F13-F14, F16, F21, H24, J26, L11, L13, L14, L16, M12-M15, M21, N3, N6, N11-N16, N21, P1, P6, P11-P16, P21, R12-R15, T11, T13, T14, T16, T21, V26, W24, AA6, AA13-AA15, AA21, AC4, AC23, AD8, AD13, AD19, AF1, AF9, AF18, AF26	P	Ground. Connect to primary PCB ground plane.			
NC	A2-A5, B3-B5, C3-C5, Y5, AA3-AA5, AB1-AB4, AC1	-	No Connect.			



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the PLE133. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

Register Summary Tables

Table 2. Register Summary

I/O Ports

Port #	I/O Port	Default	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW



Device 0 Bus 0 Registers - Host Bridge

PCI Configuration Registers

Offset	Configuration Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0601	RO
5-4	Command	0006	RW
7-6	Status	0290	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (cache line size)	00	_
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Graphics Aperture Base	0000 0008	RW
14-27	-reserved- (base address registers)	00	
28-2B	-reserved- (unassigned)	00	
2D-2C	Subsystem Vendor ID	0000	RW
2F-2E	Subsystem ID	0000	RW
33-30	-reserved- (expan ROM base addr)	00	
37-34	Capability Pointer	0000 00A0	RO
34-3B	-reserved- (unassigned)	00	
3C-3D	-reserved- (interrupt line & pin)	00	
3E-3F	-reserved- (min gnt and max latency)	00	

Device-Specific Configuration Registers

Offset	CPU Interface Control	Default	Acc
50	Request Phase Control	02	RW
51	Response Phase Control	02	RW
52	Dvnamic Defer Timer	10	RW
53	Miscellaneous	00	RW
55-54	Non-Cacheable Region #1	0000	RW
57-56	Non-Cacheable Region #2	0000	RW

Offset	DRAM Control	Default	Acc
59-58	MA Man Type	0000	RW
5A-5F	DRAM Row Ending Address:		
5A	Bank 0 Ending (HA[29:22])	01	RW
5B	Bank 1 Ending (HA[29:22])	01	RW
5C	Bank 2 Ending (HA[29:22])	01	RW
5D	Bank 3 Ending (HA[29:22])	01	RW
5E	Bank 4 Ending (HA[29:22])	01	RW
5F	Bank 5 Ending (HA[29:22])	01	RW
60	DRAM Type	00	RW
61	ROM Shadow Control C0000-CFFFF	00	RW
62	ROM Shadow Control D0000-DFFFF	00	RW
63	ROM Shadow Control E0000-FFFFF	00	RW
64	DRAM Timing for Banks 0.1	EC	RW
65	DRAM Timing for Banks 2.3	EC	RW
66	DRAM Timing for Banks 4.5	EC	RW
67	-reserved- (unassigned)	00	RW
68	DRAM Control	00	RW
69	DRAM Clock Select	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	01	RW
6C	SDRAM Control	00	RW
6D	DRAM Control Drive Strength	00	RW
6E-6F	-reserved- (unassigned)	00	_

Device-Specific Configuration Registers (continued)

Offset	PCI Bus Control	Default	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control 1	00	RW
72	CPU to PCI Flow Control 2	00	RW
73	PCI Master Control 1	00	RW
74	PCI Master Control 2	00	RW
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77	Chip Test (do not program)	00	RW
78	PMU Control 1	00	RW
79	PMU Control 2	00	RW
7A	Miscellaneous Control	00	RW
7B-7D	-reserved-	00	
7E-7F	DLL Test Mode (do not program)	00	RW
80-FF	-reserved-	00	

Offset	GART/TLB Control	Default	Acc
83-80	GART/TLB Control	0000 0000	RW
84	Graphics Aperture Size	00	RW
85-87	-reserved- (unassigned)	00	_
8B-88	Gr. Aperture Translation Table Base	0000 0000	RW
8C-8F	-reserved- (unassigned)	00	_

Offset	AGP Control	Default	Acc
A0	AGP ID	02	RO
A1	AGP Next Item Pointer	00	RO
A2	AGP Specification Revision	10	RO
A3	-reserved- (unassigned)	00	
A7-A4	AGP Status	0700 0203	RO
AB-A8	AGP Command	0000 0000	RW
AC	AGP Control	00	RW
AD	AGP Latency	00	RW
AC-EF	-reserved- (unassigned)	00	

Offset	BIOS Scratch	Default	Acc
F0-F7	BIOS Scratch	00	RW
Offset	Miscellaneous Control	Default	1 00
	DRAM Arbitration Timer 1	00	Acc RW
F9	DRAM Arbitration Timer 9	00	RW
FA	CPU Direct Access FB Base Address	00	RW
FB	Frame Buffer Conrol	00	RW

Offset	Back Door Control	Default	Acc
FC	Back Door Control 1	00	RW
FD	Back Door Control 2	00	RW
FF-FE	Back Door Device ID	0000 0000	RW



Device 1 Bus 0 Registers - PCI-to-AGP Bridge

PCI Configuration Registers

Offset	Configuration Header Default		Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	8601	RO
5-4	Command	0007	RW
7-6	Status	0220	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
Α	Sub Class Code	04	RO
В	Base Class Code	06	RO
C	-reserved- (cache line size)	00	
D	Latency Timer	00	RW
Е	Header Type	01	RO
F	Built In Self Test (BIST)	00	RO
10-17	-reserved- (base address registers)	00	_
18	Primary Bus Number	00	RW
19	Secondary Bus Number	00	RW
1A	Subordinate Bus Number	00	RW
1B	-reserved- (secondary latency timer)	00	_
1C	I/O Base	F0	RW
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	RW
25-24	Prefetchable Memory Base	FFF0	RW
27-26	Prefetchable Memory Limit	0000	RW
28-3D	-reserved- (unassigned)	00	
3F-3E	PCI-to-AGP Bridge Control	00	RW

Device-Specific Configuration Registers

Offset	AGP Control	<u>Default</u>	Acc
40	CPU-to-AGP Flow Control 1	00	RW
41	CPU-to-AGP Flow Control 2	00	RW
42	AGP Master Control	00	RW
43-4F	-reserved- (unassigned)	00	



Device 0 Bus 1 Registers - 2D / 3D Graphics Accelerator

PCI Configuration Registers

		•	
Offset	Configuration Header	<u>Default</u>	Acc
1-0	Vendor ID	1023	R
3-2	Device ID	8500	R
5-4	PCI Command	0003	RW
7-6	PCI Status	0220	RW
8	Revision ID	nn	R
9	Register Level	00	R
A	Sub Class Code	00	R
В	Base Class Code	03	R
F-C	-reserved-		
13-10	Memory Base 0 (8MB display mem)	E000 0000	RW
17-14	Memory Base 1 (128K mem map IO)	E080 0000	RW
1B-18	Memory Base 2 (8MB video overlay)	E040 0000	RW
2B-1C	-reserved-		_
2D-2C	Subsystem Vendor ID	0000	RW
2F-2E	Subsystem ID	0000	RW
33-30	Expansion ROM Base	0000 0001	RW
3B-34	-reserved-		
3C	Interrupt Line	0B	RW
3D	Interrupt Pin	01	R
3E-3F	-reserved-		
Offset	Device-Specific Configuration	<u>Default</u>	Acc
40-8F	-reserved-		
93-90	Power Management 1		RW
97-94	Power Management 2		RW
98-FF	-reserved-		_

PCI Bus Master Registers (2204, 2300, 231x, 232x)

I/O Port	PCI Bus Master Registers	Default	Acc
2207-2204	Master Status		R
2303-2300	Master Control		RW
2313-2310	System Side Start Address	_	RW
2315-2314	Master Height	_	RW
2317-2316	Master Width	_	RW
231B-2318	FB Start Address & Pitch		RW
231D-231C	System Side Pitch	_	RW
231F-231E	-reserved-		
2323-2320	Clear Data		RW

AGP Registers (2300-23FF)

<u>I/O Port</u>	AGP Configuration Regs	<u>Default</u>	Acc
2303-2300	(See PCI Bus Master Regs)		
2307-2304	Capability List		RW
230F-2308	-reserved-		
2323-2310	(See PCI Bus Master Regs)		
2333-2324	-reserved-	_	_
2337-2334	Capability List Address	_	RW
233F-2338	-reserved-	_	_
I/O Port	AGP Operation Registers	Default	Acc
2343-2340	FB Command List Start Addr	_	RW
2347-2344	FB Command List Size	_	RW
234B-2348	Ch 1 FB Start Addr / Pitch	_	RW
234F-234C	Ch 1 Frame Buffer Size	_	RW
2353-2350	Ch 1 System Start Address	_	RW
2357-2354	Ch 1 & 2 System Side Pitch	_	RW
235B-2358	Ch 2 System Start Address	_	RW
235F-235C	Ch 2 FB Start Addr / Pitch	_	RW
2363-2360	Ch 2 FB Size	_	RW
2367-2364	Ch Arb Counter Threshold	_	RW
236B-2368	Channel 1/0 Control	_	RW
236F-236C	Global & Channel 2 Control	_	RW
2373-2370	Cmd List / Ch 0/1/2 Op Status	_	RW
237F-2374	-reserved-	_	_
I/O Port	AGP Configuration Regs	Default	Acc
2383-2380	Capability Identifier	_	RW
2387-2384	AGP Status	_	RW
238B-2388	AGP Command	_	RW
23AF-238C	-reserved-	_	_
I/O Port	AGP Command Buffer Regs	Default	Acc
23B3-23B0	Command Buffer Start Addr		RW
23B7-23B4	Command Buffer End Addr		RW
23FF-23B8	-reserved-	_	



Capture Registers (2200)

I/O Port	Capture Registers	Default	Acc
2203-2200	Capture Command	_	RW

DVD Registers (2280-22FF)

I/O Port	DVD Registers	Default	Acc
2280	MC ID		R
2281	MC Control	_	RW
2282	MC Frame Buffer Config	_	RW
2283	-reserved-	_	_
2285-2284	MC Status	_	RW
2287-2284	MC Command Queue	_	RW
228B-2288	MC Y-Reference Address	_	RW
228F-228C	MC U-Reference Address		RW
2293-2290	MC V-Reference Address		RW
2297-2294	MC Display Y-Addr Offset	_	RW
229B-2298	MC Display U-Addr Offset	_	RW
229F-229C	MC Display V-Addr Offset	_	RW
22A0	MC H Macroblock Count	_	RW
22A1	-reserved-	_	_
22A2	MC V Macroblock Count	_	RW
22A3	-reserved-		
22A5-22A4	MC Frame Buffer Y-Length	_	RW
22A7-22A6	-reserved-		_
22AB-22A8	Color Palette Entries		RW
22AF-22AC	-reserved-		_
22B3-22B0	SP BUF0 Pixel Start Address	_	RW
22B7-22B4	SP BUF1 Pixel Start Address		RW
22BB-22B8	SP BUF0 Cmd Start Address	_	RW
22BF-22BC	SP BUF1 Cmd Start Address	_	RW
22C1-22C0	SP Y Display Offset	_	RW
22CF-22C2	-reserved-	_	_
22D0	Digital TV Encoder Control		RW
22D3-22D1	Digital TV Encoder CFC	_	RW
22FF-22D4	-reserved-	_	_

Extended Registers - Non-Indexed I/O Ports

<u>I/O Port</u>	Extended Non-Indexed Regs	<u>Default</u>	Acc
3D8	Alt Destination Segment Addr	00	RW
3D9	Alt Source Segment Address	_	RW
3xB	Alt Clock Select	_	RW

Note: 3xB notation indicates that these registers are accessible at either 3BB or 3DB depending on the setting of the color / mono bit.



Standard VGA Registers

<u>Port</u>	Index	VGA Registers	<u>Default</u>	Acc
3B4/5	0-18	CRT Controller (Mono Mode)	_	RW
3BA		Input Status 1 (Mono Mode)		R
3C0/1	0-14	Attribute Controller	_	RW
3C2		Input Status 0	_	R
3C2		Miscellaneous Output (Write)	_	W
3C3		Video Subsystem Enable	_	RW
3C4/5	0-4	Sequencer		RW
3C6		RAMDAC Pixel Mask		RW
3C7		RAMDAC Read Index		\mathbf{W}
3C8		RAMDAC Write Index		W
3C8		RAMDAC Index Readback		R
3C9	0-FF	RAMDAC Palette Data		RW
3CC		Miscellaneous Output (Read)		R
3CE/F	0-8	Graphics Controller		RW
3D4/5	0-18	CRT Controller (Color Mode)	_	RW
3DA		Input Status 1 (Color Mode)		R
46E8	_	Display Adapter Enable		RW

Note: CRTC registers are accessible at either 3B4 / 3B5 or 3D4 / 3D5 (shorthand notation 3x4 / 3x5) depending on the setting of the color / mono bit.

Standard VGA Registers – Attribute Controller (AR)

<u>Port</u>	Index	Attribute Controller Regs	<u>Default</u>	Acc
3C0	_	Index		RW
3C0/1	0-F	Color Palette		RW
3C0/1	10	Attribute Mode Control		RW
3C0/1	11	Overscan Color		RW
3C0/1	12	Color Plane Enable		RW
3C0/1	13	Horizontal Pixel Panning		RW
3C0/1	14	Color Select	_	RW

Standard VGA Registers - Sequencer (SR)

Port	Index	Sequencer Registers	Default	Acc
3C4		Index		RW
3C5	0	Reset	_	RW
3C5	1	Clocking Mode	_	RW
3C5	2	Map Mask	_	RW
3C5	3	Character Map Select		RW
3C5	4	Memory Mode	_	RW

Standard VGA Registers – Graphics Controller (GR)

Port	Index	Graphics Controller Regs	Default	Acc
3CE		Index	_	RW
3CF	0	Set / Reset	_	RW
3CF	1	Enable Set / Reset	_	RW
3CF	2	Color Compare	_	RW
3CF	3	Data Rotate	_	RW
3CF	4	Read Map Select	_	RW
3CF	5	Graphics Mode	00	RW
3CF	6	Miscellaneous	_	RW
3CF	7	Color Don't Care	_	RW
3CF	8	Bit Mask	_	RW

Standard VGA Registers – CRT Controller (CR)

Port	Index	CRT Controller Registers	Default	Acc
3x4		Index	_	RW
3x5	0	Horizontal Total	00	RW
3x5	1	Horizontal Display Ena End	00	RW
3x5	2	Horizontal Blanking Start	00	RW
3x5	3	Horizontal Blanking End	00	RW
3x5	4	Horizontal Retrace Start	FF	RW
3x5	5	Horizontal Retrace End	00	RW
3x5	6	Vertical Total	00	RW
3x5	7	Overflow	00	RW
3x5	8	Preset Row Scan	00	RW
3x5	9	Maximum Scan Line	00	RW
3x5	Α	Cursor Start	00	RW
3x5	В	Cursor End	00	RW
3x5	С	Start Address High	00	RW
3x5	D	Start Address Low	00	RW
3x5	Е	Cursor Location High	00	RW
3x5	F	Cursor Location Low	00	RW
3x5	10	Vertical Retrace Start	00	RW
3x5	11	Vertical Retrace End	00	RW
3x5	12	Vertical Display Enable End	00	RW
3x5	13	Offset	00	RW
3x5	14	Underline Location	00	RW
3x5	15	Vertical Blanking Start	00	RW
3x5	16	Vertical Blanking End	00	RW
3x5	17	CRTC Mode Control	00	RW
3x5	18	Line Compare	00	RW

Note: CRTC registers are accessible at either 3B4 / 3B5 or 3D4 / 3D5 (shorthand notation 3x4 / 3x5) depending on the setting of the color / mono bit.



Extended Registers – VGA Sequencer Indexed

3C5 8 Old-New Status 00 3C5 9 Graphics Controller Version 58 3C5 A -reserved- — 3C5 B Version/Old-New Mode Ctrl F3 3C5 C Configuration Port 1 B7 3C5 C Configuration Port 2 — 3C5 D Old Mode Control 2 20 3C5 D New Mode Control 2 10	R —
3C5 A -reserved- — 3C5 B Version/Old-New Mode Ctrl F3 3C5 C Configuration Port 1 B7 3C5 C Configuration Port 2 — 3C5 D Old Mode Control 2 20	
3C5 B Version/Old-New Mode Ctrl F3 3C5 C Configuration Port 1 B7 3C5 C Configuration Port 2 — 3C5 D Old Mode Control 2 20	RW
3C5 C Configuration Port 1 B7 3C5 C Configuration Port 2 — 3C5 D Old Mode Control 2 20	RW
3C5 C Configuration Port 2 — 3C5 D Old Mode Control 2 20	
3C5 D Old Mode Control 2 20	RW
	RW
3C5 D New Mode Control 2	RW
JCJ D New Mode Condition 2 10	RW
3C5 E Old Mode Control 1 A8	RW
3C5 E New Mode Control 1 40	RW
3C5 F Power-up Mode 2 BF	RW
3C5 10 VESA TM Big BIOS Control 00	RW
3C5 11 Protection 00	RW
3C5 12 Threshold 21	RW
3C5 13-17 -reserved- —	
3C5 18 VCLK1 Frequency Control 0 00	RW
3C5 19 VCLK1 Frequency Control 1 00	RW
3C5 1A VCLK2 Frequency Control 0 00	RW
3C5 1B VCLK2 Frequency Control 1 00	RW
3C5 1C-1F -reserved- —	
3C5 20 Clk Syn / RAMDAC Setup 00	
3C5 21 Signature Control 00	RW
3C5 23-22 Signature Data —	R
3C5 24 Power Management Ctrl 0E	RW
3C5 25 Monitor Sense —	R
3C5 26-36 -reserved- —	
3C5 37 Video Key Mode 00	RW
3C5 38 Feature Connector Control 00	RW
3C5 39-4F -reserved- —	
3C5 52-50 Playback Color Key Data —	RW
3C5 53 -reserved- —	_
3C5 56-54 Playback Color Key Mask —	RW
3C5 57 Playback Vid Key Mode Fun —	RW
3C5 58-59 -reserved- —	
3C5 5A-5F Scratch Pad 0-5 —	RW
3C5 62-60 2 nd Playback Color Key Data —	RW
3C5 63 -reserved- —	
3C5 66-64 2 nd Playback ColorKey Mask —	RW
3C5 67-7F -reserved- —	

<u>Port</u>	Index	New Video Display Regs	<u>Default</u>	Acc
3C5	82-80	W1 U FB Start Address		RW
3C5	85-83	W1 V FB Start Address		RW
3C5	88-86	W2 FB Start Address	_	RW
3C5	8A-89	W2 H Scaling Factor		RW
3C5	8C-8B	W2 V Scaling Factor		RW
3C5	90-8D	W2 Live Video Start		RW
3C5	94-91	W2 Live Video End	_	RW
3C5	95	W2 Live Vid Line Buf Level	_	RW
3C5	96	New Live Video Win Ctrl 0	00	RW
3C5	97	New Live Video Win Ctrl 1	00	RW
3C5	98	New Live Video Win Ctrl 2	00	RW
3C5	99	New Live Video Win Ctrl 3	00	RW
3C5	9B-9A	Vid Row Byte Off. (W1-UV)		RW
3C5	9D-9C	Vid Row Byte Offset(W2-Y)		RW
3C5	9E	Line Buf Req Threshold	00	RW
3C5	9F	VBI Control	_	RW
3C5	A3-A0	VBI Frame Buffer Address	_	RW
3C5		VBI Capture Start		RW
3C5	AB-A8	VBI Capture End		RW
3C5	AD-AC	VBI V Interrupt Position		RW
3C5	AF-AE	Capture Row Byte Offset		RW
3C5	B1-B0	Window 1 HSB Control		RW
3C5	B3-B2	Window 2 HSB Control	_	RW
3C5	B6-B4	2 nd Display Addr Select		RW
3C5	В7	Video Sharpness	_	RW
3C5	BA-B8	2 nd Capture Addr Select	_	RW
3C5	BB	-reserved-	_	
3C5	BC	Contrast Control	_	RW
3C5	BD	Dual View MUX Control	_	RW
3C5	BE	Miscellaneous Control Bits	00	RW
3C5	BF-CD	-reserved-		_
3C5	CE	Window 2 Live Video Ctrl	00	RW
3C5	CF	-reserved-	_	_
3C5	D1-D0	Row Byte Offset (W2-UV)		RW
3C5		W2 U-Frame Start Address		RW
3C5		W2 V-Frame Start Address		RW
3C5		Digital TV Interface Control		RW
3C5		W2 V Count Status		R
3C5		Dual View Control	_	RW
3C5	DF-DE	W1 V Count Status		R

ĺ	<u>Port</u>	Index	Reserved Registers	<u>Default</u>	Acc
Ī	3C5	E0-FF	-reserved-	_	RW



Extended Registers - VGA Graphics Controller Indexed

Port	Index	Extd Graphics Ctrlr Regs	<u>Default</u>	Acc
3CE/F	Е	Old / New Src Segment Addr	00	RW
3CE/F	F	Misc Extended Function Ctrl	00	RW
3CE/F	10-1F	-reserved-	_	_
3CE/F	20-2F	Power Management Regs		
	20	Standby Timer Control	0xxx0000b	RW
	21	Power Management Control 1	00	RW
	22	Power Management Control 2	00	RW
	23	Power Status	_	RW
	24	Soft Power Control	E0	RW
	25	Power Control Select	FF	RW
	26	DPMS Control	00	RW
	28-27	GPIO Control	0000	RW
	29	-reserved-	_	_
	2A	Suspend Pin Timer	00	RW
	2B	-reserved-		
	2C	Miscellaneous Pin Control	00	RW
	2D-2E	-reserved-	_	_
	2F	Miscellaneous Internal Ctrl	00	RW
3CE/F	30-5A	-reserved-	_	
3CE/F	5A-5F	Scratch Pad 0-5		RW
3CE/F	60-7F	-reserved-	_	



Extended Registers – VGA CRT Controller Indexed

Port	Index	Extended CRTC Registers	<u>Default</u>	Acc
3x5	0E	CRT Module Test	00	RW
3x5	19	CRT Interlace Control	_	RW
3x5	1A	Arbitration Control 1	00	RW
3x5	1B	Arbitration Control 2	00	RW
3x5	1C	Arbitration Control 3	00	RW
3x5	1D-1E	-reserved-		
3x5	1F	Software Programming		RW
3x5	20	Command FIFO	00	RW
3x5	21	Linear Addressing	00	RW
3x5	22	CPU Latch Readback		RO
3x5	23	-reserved-		
3x5	24	VGA Attribute State		RO
3x5	25	RAMDAC RW Timing	0F	RW
3x5	26	-reserved-		
3x5	27	CRT High Order Start	00	RW
3x5	28	-reserved-		
3x5	29	RAMDAC Mode	00	RW
3x5	2A	In terface Select	10	RW
3x5	2B	Horiz. Parameter Overflow	00	RW
3x5	2C	-reserved-		— DW
3x5	2D	GE Timing Control	00	RW
3x5 3x5	2E 2F	-reserved- Performance Tuning	03	RW
3x5		-reserved-	03	KW
3x5	35-34	GE IO Linear Address Base	0000	RW
3x5	36	Graphics / Video Engine Ctrl	00	RW
3x5	37	I ² C Control	82	RW
3x5	38	Pixel Bus Mode	00	RW
3x5	39	PCI Interface Control	0000000nb	
3x5	3A	Physical Address Control	00	RW
3x5	3B	Clock and Tuning	0n000001b	
3x5	3C	Misc Control	00	RW
3x5	3D-3F	-reserved-		
3x5	40-50	Hardware Cursor Registers		
	43-40	HW Cursor Position		RW
	45-44	HW Cursor Pattern Location		RW
	47-46	HW Cursor Offset		RW
	4F-48	HW Cursor Color	_	RW
	50	HW Cursor Control		RW
3x5	51	Bus Grant Termination Ctrl	_	RW
3x5	52	Shared Frame Buffer Ctrl	000x0010b	RW
3x5	53-54	-reserved-	_	_
3x5	55	PCI Retry Control	0F	RW
3x5	56	Display Pre-end Control	00	RW
3x5	57	Display Pre-end Fetch Param.		RW
3x5	58-5D	-reserved-		_
3x5	5E	Capture / ZV Port Control	x0000000b	
3x5	5F	Test Control	00	RW
3x5	60-61	-reserved-	0.4	—
3x5	62	Enhancement 0	04	RW
3x5	63	Enhancement 1	00	RW
3x5	64 65.7E	DPA Extra		RW
3x5	65-7F	-reserved-		

Port	Index	Extended CRTC Registers	Default	Acc
3x5	80-BF	Video / Capture Engine		
		Horiz Scaling Factor (W1)	_	RW
	83-82	Vert Scaling Factor (W1)	_	RW
	85-84	-reserved-	_	_
	89-86	Video Window Start (W1)	_	RW
	8D-8A	Video Window End		RW
		Video Display Engine Flag		RW
	91-90	Row Byte Offset (W1, W1-Y)	_	RW
		Vid Start Addr (W1-Y or W1)		RW
		Vid Win Line Buffer Thresh	_	RW
		Line Buf Lev Ctl (W1-Y, W1)		RW
	97	Video Display Engine Flag	_	RW
	9A-98	Capture Video Start Address	_	RW
		Video Display Status	_	RW
		Capture Control 1		RW
		Capture Control 2	_	RW
		Capture Control 3	_	RW
		Capture Control 4		RW
		Capture Vertical Total	_	RW
		Capture Horizontal Total	_	RW
		Capture Vertical Start		RW
		Capture Vertical End		RW
		Capture Horizontal Start		RW
	AB-	Capture Horizontal End		RW
		Capture Vert Sync Pulse	_	RW
	AD	Capture Horiz Svnc Pulse	_	RW
	ΑE	Capture CRTC Control	_	RW
	AF	Capture CRTC Control	· —	RW
	B1-B0	Capture Horiz Minify Factor	_	RW
	B3-B2	Capture Vert Minify Factor		RW
	B5-B4	DST Pixel Width Count		RW
		DST Pixel Height Count		RW
	В8	Capture FIFO Control 1		RW
		Capture FIFO Control 2	_	RW
		Chromakey Comp Data 0 Lo		RW
	BD-	Chromakev Comp Data 0 Hi	_	RW
	BE	Capture Control	_	RW
		Display Engine Flag 4		RW
3x5	C0-CF	-reserved-	_	_
3x5	D3-D0	VGA / Digital TV Sync Ctrl 1	_	RW
3x5	D4-FF	-reserved-		

$Extended\ Registers-CRTC\ Shadow$

Port	Index	CRTC Shadow Registers	<u>Default</u>	Acc
3x5	00	Horizontal Total		RW
3x5	03	Horizontal Blanking End		RW
3x5	04	Hoprizontal Retrace Start		RW
3x5	05	Horizontal Retrace End		RW
3x5	06	Vertical Total		RW
3x5	07	Overflow		RW
3x5	10	Vertical Retrace Start		RW
3x5	11	Vertical Retrace End		RW
3x5	16	Vertical Blanking End		RW



3D Graphics Engine Registers
These registers are addressed at offsets from the Graphics
Engine Base Address (GEbase). All registers are 32-bit.

	Span Engine Registers	Default	Acc
3-0	Parameter Source 1		RW
7-4	Parameter Source 2		RW
B-8	Parameter Destination 1		RW
F-C	Parameter Destination 2		RW
Offset	VGA Core Registers	Default	Acc
	Right View Display Base Addresses	_	RW
	Left View Display Base Addresses	_	RW
	Block Write Start Address	_	RW
1F-1C	Block Write Area / End Address		RW
23-20	GE Status		R
27-24	GE Control		W
2B-28	GE Debug		R
2F-2C	Wait Mask		RW
Offset	Rasterization & Setup Engine Regs	Default	Acc
33-30	Primitive Attribute		RW
37-34	-reserved-	_	_
3B-38	-reserved-	_	
	Primitive Type		W
	Setup Engine Status		R
Offset	Pixel Engine Registers	<u>Default</u>	Acc
	-reserved-		_
	Drawing Command	_	RW
	Raster Operation (ROP)	_	RW
	Z-Function	_	RW
53-50	Texture Function	_	RW
	Clipping Window 0		RW
	Clipping Window 1		RW
5F-5C	-reserved-		_
63-60	Color 0		RW
	Color 1		RW
	Color Key	_	RW
	Pattern and Style	_	RW
	Pattern Color	_	RW
	Pattern Foreground Color		RW
	Pattern Background Color		RW
	Alpha	_	RW
83-80	Alpha Function	_	RW
87-84	Bit Mask	_	RW
8B-88	-reserved-		<u> </u>
8F-8C	-reserved-		<u> </u>
93-90	-reserved-		<u> </u>
97-94	-reserved-		<u> </u>
9B-98	-reserved-		
9F-9C	-reserved-	_	_

Offset	Texture Engine Registers	Default	Acc
	Texture Control	—	RW
	Texture Color		RW
	Palette Data		W
	Texture Boundary		RW
	Command List Control Registers	Default	Acc
	-reserved-		
B7-B4	-reserved-	_	_
Offset	Memory Interface Registers	Default	Acc
	Destination Stride & Buffer 0		RW
BF-BC	Destination Stride & Buffer 1		RW
C3-C0	Destination Stride & Buffer 2		RW
C7-C4	Destination Stride & Buffer 3		RW
CB-C8	Source Stride & Buffer 0		RW
CF-CC	Source Stride & Buffer 1	_	RW
D3-D0	Source Stride & Buffer 2	_	RW
D7-D4	Source Stride & Buffer 3		RW
DB-D8	Z Depth & Buffer	_	RW
DF-DC	Texture Base Level 0 (1:1 Map)		RW
E3-E0	Texture Base Level 1	_	RW
E7-E4	Texture Base Level 2	_	RW
EB-E8	Texture Base Level 3		RW
EF-EC	Texture Base Level 4	_	RW
F3-F0	Texture Base Level 5	_	RW
F7-F4	Texture Base Level 6		RW
FB-F8	Texture Base Level 7		RW
FF-FC	Texture Base Level 8 (mallest)		RW
Offset	Data Port Area	<u>Default</u>	Acc
1xxxx	Data Port Area	_	



Miscellaneous I/O

One I/O port is defined in the PLE133: Port 22.

Port 22	- PCI /AGP Arbiter DisableRW
7-2	Reserved always reads 0
1	AGP Arbiter Disable
	0 Respond to GREQ# signaldefault
	1 Do not respond to GREQ# signal
0	PCI Arbiter Disable
	0 Respond to all REQ# signalsdefault
	1 Do not respond to any REQ# signals,
	including PREQ#
ant :	1 11 10 1/ 1 1 11 7

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

Configuration Space I/O

All registers in the PLE133 (listed above) are addressed via the following configuration mechanism:

Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

Port CFB-CF8 - Configuration Address.....RW

31	Configuration Space Enable
	0 Disableddefault
	1 Convert configuration data port writes to
	configuration cycles on the PCI bus
30-24	Reserved always reads 0
23-16	PCI Bus Number
	Used to choose a specific PCI bus in the system
15-11	Device Number
	Used to choose a specific device in the system
	(devices 0 and 1 are defined)
10-8	Function Number
	Used to choose a specific function if the selected
	device supports multiple functions (only function 0 is
	defined).
7-2	Register Number (also called the "Offset")
	Used to select a specific DWORD in the
	configuration space
1-0	Fixed always reads 0

Refer to PCI Bus Specification Version 2.2 for further details on operation of the above configuration registers.

Port CFF-CFC - Configuration Data.....RW



Register Descriptions

Device 0 Bus 0 Header Registers - Host Bridge

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with <u>bus number</u>, <u>function number</u>, and <u>device number</u> equal to <u>zero</u>.

Device (0 Offs	et 1-0 - Vendor IDRO
15-0		ode (reads 1106h to identify VIA Technologies)
Device	0 Offs	et 3-2 - Device IDRO
15-0	ID C	ode (reads 0601h to identify the VT8601A)
		et 5-4 - CommandRW
15-10		rvedalways reads 0
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
		different agents
8		R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
	(SER	R# is used to report parity errors if bit-6 is set).
7		ress / Data SteppingRO
	0	=
_	_ 1	Device always does stepping
6		y Error ResponseRW
	0	Ignore parity errors & continuedefault
_	1	Take normal action on detected parity errors
5		Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4		ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
•	1	Bus masters may generate Mem Write & Inval
3	•	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
•	1	Monitors special cycles
2		MasterRO
	0	Never behaves as a bus master
1	1 Man	Can behave as a bus masterdefault
1		nory SpaceRO
	0	Does not respond to memory space
0	1/0.6	Responds to memory spacedefault
0		Space RO
	0	Does not respond to I/O spacedefault Responds to I/O space
	1	Responds to 1/O space

Device	0 Offse	et 7-6 - StatusRWC
15	Detec	eted Parity Error
	0	No parity error detecteddefault
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6) write one to clear
14	Signa	lled System Error (SERR# Asserted)
	Sign.	always reads 0
13	Signa	lled Master Abort
10	0	No abort received
	1	Transaction aborted by the master
	1	write one to clear
12	Recei	ved Target Abort
12	0	No abort receiveddefault
	1	Transaction aborted by the target
	1	write 1 to clear
11	Signa	iled Target Abortalways reads 0
11	Signa 0	Target Abortalways leads of Target Abort never signaled
10-9		SEL# Timing
10-9		
		Fast Mediumalways reads 01
	01	•
	10	Slow
0		Reserved
8		Parity Error Detected
	0	No data parity error detected default
	1	Error detected in data phase. Set only if error
		response enabled via command bit-6 = 1 and
		VT8601A was initiator of the operation in
_		which the error occurred write one to clear
7		Back-to-Back Capablealways reads 1
6	Reser	
5		Hz Capablealways reads 0
4		orts New Capability listalways reads 1
3-0	Reser	vedalways reads 0
Davica	n Offse	et 8 - Revision IDRO
7-0	V 180	01A Chip Revision Code
Device	0 Offse	et 9 - Programming InterfaceRO
7-0		face Identifieralways reads 00
, 0	1111011	ace ruellerurways reads 00
Device	0 Offse	et A - Sub Class CodeRO
7-0	Sub (Class Codereads 00 to indicate Host Bridge
		_
Device		et B - Base Class CodeRO
7-0	Base	Class Code reads 06 to indicate Bridge Device
ъ.	0.000	. D. T
		et D - Latency TimerRW
Specifie	es the la	atency timer value in PCI bus clocks.
7-3	Guar	anteed Time Slice for CPUdefault=0
2-0		ved (fixed granularity of 8 clks) always read 0
		-1 are writeable but read 0 for PCI specification
		atibility. The programmed value may be read
	I'	j 1 0

back in Offset 75 bits 5-4 (PCI Arbitration 1).



Device (Offs	set E	C - H	eade	er Ty	vpe			RO
7-0): single function
Device 0 Offset F - Built In Self Test (BIST)RO									
7	BIST	Γ Su	ppo	rted	1	reads	s 0: 1	10 su	pported functions
6-0	Rese	erve	d						always reads 0
Device (Offs	set 1	3-1 0	- G :	raph	ics A	A per	ture	BaseRW
31-28	Upp	er P	rogr	amr	nabl	e Ba	se A	ddre	ess Bits def=0
27-20	Low	er P	rogi	amı	nabl	le Ba	ise A	ddre	ess Bits def=0
	Thes	e b	its	beha	ve	as i	f ha	rdwii	red to 0 if the
								ture	Size register bit
	(Dev	rice	1 Of	fset 8	84h)	is 0.			
	27	26	25	24	23	22	21	20	(This Register)
	<u>7</u>	6	<u>5</u>	<u>4</u>	<u>3</u>	<u>2</u>	<u>1</u>	0	(Gr Aper Size)
	RW	RW	RW	RW	RW	RW	RW	RW	1M
	RW	RW	RW	RW	RW	RW	RW	0	2M
	RW	RW	RW	RW	RW	RW	0	0	4M
	RW	RW	RW	RW	RW	0	0	0	8M
	RW	RW	RW	RW	0	0	0	0	16M
	RW	RW	RW	0	0	0	0	0	32M
	RW		-	0	0	0	0	0	64M
	RW		-	•	0	-	0	0	128M
	0	0	0	0	0	0	0	0	256M
19-0									ways reads 00008
Note:							ess	range	e defined by this
	regis	ter a	re p	refet	chab	le.			

Device 0 Offset 2D-2C – Subsystem Vendor IDRW 15-0 Subsystem Vendor ID default = 0000
Device 0 Offset 2F-2E – Subsystem ID RW 15-0 Subsystem ID default = 0000
·
<u>Device 0 Offset 37-34 - Capability Pointer</u>



Device 0 Bus 0 Host Bridge Registers

CPU Interface Control

Device	0 Offset 50 – Request Phase Control (02h)RW
7	CPU Hardwired IOQ (In Order Queue) Size
	Default per the inverse of the strap on pin MA11
	during reset. This register bit can be written to 0 to
	restrict the chip to one level of IOQ.
	0 1-Level
	1 4-Level . default if no external strap resistor
6	Read-Around-Write
	0 Disabledefault
	1 Enable
5	Reserved always reads 0
4	Defer Retry When HLOCK Active
	0 Disabledefault
	1 Enable
	Note: always set this bit to 1
3-2	Reserved always reads 0
1	Fast Speculative Read
	0 Disable
	1 Enabledefault
0	CPU / PCI Master Read DRAM Timing
	0 Start DRAM read <u>after</u> snoop completedef
	1 Start DRAM read <u>before</u> snoop complete

Device	0 Offset 51 – Response Phase Control (02h) RW
7	CPU Read DRAM 0WS for Back-to-Back Read
	Transactions
	0 Disabledefault
	1 Enable
	Setting this bit enables maximum read performance
	by allowing continuous 0-wait-state reads for
	pipelined line reads. If this bit is not set, there will be
_	at least 1T idle time between read transactions.
6	CPU Write DRAM 0WS for Back-to-Back Write
	Transactions
	0 Disabledefault
	1 Enable
	Setting this bit enables maximum write performance
	by allowing continuous 0-wait-state writes for
	pipelined line writes ands sustained 3T single writes. If this bit is not set, there will be at least 1T idle time
	between write transactions.
5	DRAM Read Request Rate
3	0 3Tdefault
	1 2T
4	Fast Response (HIT/HITM Sampled 1T Earlier)
	0 Disable default
	1 Enable
3	Non-Posted IOW
	0 Disabledefault
	1 Enable
2	CPU Read DRAM Prefetch Buffer Depth
	0 1-level prefetch buffer default
	1 4-level prefetch buffer
1	CPU-to-DRAM Post-Write Buffer Depth
	0 1-level post-write buffer
0	1 4-level post-write buffer default
U	Concurrent PCI Master / Host Operation 0 Disable – the CPU bus will be occupied (BPRI
	asserted) during the entire PCI operation def
	1 Enable – the CPU bus is only requested before
	ADS# assertion
	TIDON WOODING!



Device (<u> 0 Offset 52 – Dynamic Defer Timer (10h)RW</u>
7	GTL I/O Buffer Pullupdefault = MA13 Strap
	0 Disable
	1 Enable
	The default value of this bit is determined by a strap
	on the MA13 pin during reset.
6	RAW Write Retire After 2 Writes
	0 Disabledefault
	1 Enable
5	Reserved always reads 0
4-0	Snoop Stall Count
	00 Disable dynamic defer
	01-1F Snoop stall count default = 10h

Device	e 0 Offset 53 – Miscellaneous (00h)RW
7	HREQ Function
	0 Disabledefault
	1 Enable
6	DRAM Frequency Higher Than CPU FSB
	0 Disabledefault
	1 Enable
	Setting this bit enables the DRAM subsystem to run at
	a higher frequency than the CPU FSB frequency.
	When setting this bit, register bit Rx69[6] must also be
	set and only SDRAM memory type DIMM modules
	may be installed. An EDO / SDRAM mix in the
	DRAM subsystem is not supported in this case.
5	AGP/PCI-to-CPU Master / CPU-to-PCI Slave
	Concurrency
	0 Disabledefault
	1 Enable
4	HPRI Function
	0 Disabledefault
	1 Enable
3	P6Lock Function
	0 Disabledefault
	1 Enable
2	P6Lock
	0 Disabledefault
	1 Enable
1-0	Reserved always reads 0



Device 0 Offset 55-54 - Non-Cacheable Region #1RW

15-3 Base Address - A<28:16>...... default=0 As noted below, the base address must be a multiple of the region size.

2-0 Range (Region Size)

000 Disabledefault

001 64K

010 128K (Base Address A16 must be 0)

011 256K (Base Address A16-17 must be 0)

100 512K (Base Address A16-18 must be 0)

101 1M (Base Address A16-19 must be 0)

110 2M (Base Address A16-20 must be 0)

111 4M (Base Address A16-21 must be 0)

Device 0 Offset 57-56 - Non-Cacheable Region #2...... RW

15-3 Base Address MSBs - A<28:16>......default=0 As noted below, the base address must be a multiple of the region size.

2-0 Range (Region Size)

000 Disable......default

001 64K

010 128K (Base Address A16 must be 0)

011 256K (Base Address A16-17 must be 0)

100 512K (Base Address A16-18 must be 0)

101 1M (Base Address A16-19 must be 0)

110 2M (Base Address A16-20 must be 0)

111 4M (Base Address A16-21 must be 0)



DRAM Control

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies VT8601A BIOS porting guide for details).

Table 3. System Memory Map

Space	e Start	<u>Size</u>	Address Range	Comment
DOS	0	640K	00000000-0009FFFF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS	880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS	896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB		00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFF	000Fxxxx alias

D

Device (0 Offset 59-58 - DRAM MA Map Type	RW
15-13	Bank 5/4 MA Map Type	
	0xx 16Mb SDRAM	default
	100 64/128Mb SDRAM (x4, x8, x16, 4	-bank x32)
	101 Reserved (Do Not Program)	
	110 Reserved (Do Not Program)	
	111 Reserved (Do Not Program)	
12	Reserved (Do Not Program)	default=0
11-8	Reserved alw	ays reads 0
7-5	Bank 1/0 MA Map Type (see above)	
4	Reserved (Do Not Program)	default=0
3-1	Bank 3/2 MA Map Type (see above)	

Reserved (Do Not Program)...... default=0

<u>Device 0 Offset 5A-5F – DRAM Row Ending Address:</u>

All of the registers in this group default to 01h:

Offset 5A – Bank 0 Ending (HA[30:23])	RW
Offset 5B - Bank 1 Ending (HA[30:23])	RW
Offset 5C - Bank 2 Ending (HA[30:23])	RW
Offset 5D - Bank 3 Ending (HA[30:23])	RW
Offset 5E - Bank 4 Ending (HA[30:23])	RW
Offset 5F - Bank 5 Ending (HA[30:23])	RW

Note: BIOS is required to fill the ending address registers for all banks even if no memory is populated. The endings have to be in incremental order.

Device	0 Offset 60 – DRAM Type	RW
7-6	Reserved	always reads 0
5-4	DRAM Type for Bank 5/4	-
	00 Reserved	default
	01 Reserved	
	10 Reserved	
	11 SDRAM	
3-2	DRAM Type for Bank 3/2	default=0
1-0	DRAM Type for Bank 1/0	default=0

Table 4. Memory Address Mapping Table

MA:	13	12	11	10	9	8	7	6	<u>5</u>	4	<u>3</u>	2	1	0	
16Mb (0xx)			11	22	21	20	19	18	17	16	15	14	13	12	Row Bits
			11	PC	24	23	10	9	8	7	6	5	4	3	Col Bits
64Mb (100)	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x4: 10 col
2/4 bank	24	13	12	PC	26	25	10	9	8	7	6	5	4	3	x8: 9 col
x4, x8, x16;															x16: 8 col
4-bank x32															x32: 8 col

"PC" = "Precharge Control" (refer to SDRAM specifications)

16Mb 11x10, 11x9, and 11x8 configurations supported

64Mb x4: 12x10 4bank, 13x10 2bank x8: 12x9 4bank, 13x9 2bank 13x8 2bank x16: 12x8 4bank,

x32: 11x8 4bank 128Mb same as 64Mb



Device	0 Offse	et 61 - Shadow RAM Control 1	RW
7-6	CC00	00h-CFFFFh	
	00	Read/write disable	default
	01	Write enable	
	10	Read enable	
	11	Read/write enable	
5-4	C800	0h-CBFFFh	
	00	Read/write disable	default
	01	Write enable	
	10	Read enable	
	11	Read/write enable	
3-2		0h-C7FFFh	
	00	Read/write disable	default
	01	Write enable	
	10	Read enable	
	11	Read/write enable	
1-0		0h-C3FFFh	
	00	Read/write disable	default
	01	Write enable	
	10	Read enable	
	11	Read/write enable	
Device	0 Offs	et 62 - Shadow RAM Control 2	RW
7-6	DC00	00h-DFFFFh	
	00	Read/write disable	default
	01	Write enable	
	10	Read enable	
	11	Read/write enable	
5-4	D800	0h-DBFFFh	
	00	Read/write disable	default
	01	Write enable	
	10	Read enable	
	10	Keau chable	
	11	Read/write enable	
3-2	11		
3-2	11	Read/write enable	default
3-2	11 D400	Read/write enable 0h-D7FFFh	default
3-2	11 D400 00	Read/write enable 0h-D7FFFh Read/write disable	default
3-2	11 D400 00 01	Read/write enable 0h-D7FFFh Read/write disable Write enable	default
3-2	11 D400 00 01 10 11	Read/write enable Oh-D7FFFh Read/write disable Write enable Read enable Read/write enable Oh-D3FFFh	
	11 D400 00 01 10 11	Read/write enable 0h-D7FFFh Read/write disable Write enable Read enable Read/write enable	
	11 D400 00 01 10 11 D000	Read/write enable Oh-D7FFFh Read/write disable Write enable Read enable Read/write enable Oh-D3FFFh	
	11 D400 00 01 10 11 D000 00	Read/write enable Oh-D7FFFh Read/write disable Write enable Read enable Read/write enable Oh-D3FFFh Read/write disable	

Device	0 Offs	et 63 - Shadow RAM Control 3RW
7-6	E000	Oh-EFFFFh
	00	Read/write disable default
	01	Write enable
	10	Read enable
	11	Read/write enable
5-4	F000	0h-FFFFFh
	00	Read/write disable default
	01	Write enable
	10	Read enable
	11	Read/write enable
3-2	Mem	ory Hole
	00	Nonedefault
	01	512K-640K
	10	15M-16M (1M)
	11	14M-16M (2M)
1-0	SMI	Mapping Control
	00	Disable SMI Address Redirection default
	01	Allow access to DRAM Axxxx-Bxxxx for
		both normal and SMI cycles
	10	Reserved
	11	Allow SMI Axxxx-Bxxxx DRAM access
	3. T	T1 40000 DEEEE 11 ' 1

Note: The A0000-BFFFF address range is reserved for use by VGA controllers for system access to the VGA frame buffer. Since frame buffer accesses are normally directed to the system VGA controller (with its separate memory subsystem), system DRAM locations in the A0000-BFFFF range would normally be unused. Setting the above bits appropriately allows this block of system memory to be used by directing Axxxx-Bxxxx accesses to corresponding memory addresses in system DRAM instead of directing those accesses to the PCI bus for VGA frame buffer access.



Device 0 Offset 64 - DRAM Timing for Banks 0,1RW

Device 0 Offset 65 - DRAM Timing for Banks 2,3RW

Device 0 Offset 66 - DRAM Timing for Banks 4,5RW

Setting	s for Register	rs 64-66	
7	_	Command to Active C	Command Period
	$0 T_{RP} =$		
	$1 T_{RP} =$	3T	default
6		mand to Precharge C	
	0 Tras=	_	
	1 Tras=	= 6T	default
5-4	CAS Latence	ev	
	00 1T	J	
	01 2T		
	10 3T		default
	11 Reser		
3	Reserved (D	Oo Not Program)	default = 0
2		ommand to CMD Co	
	0 2T		
	1 3T		default
1-0	Bank Interl	eave	
	00 No In	terleave	default
	01 2-way	y	
	10 4-way	V	
	11 Reser	ved	

7	0 Offset 68 - DRAM ControlRW Reserved (Do Not Program) default = 0
6	Bank Page Control
ŭ	0 Allow only pages of the same bank active def
	1 Allow pages of different banks to be active
5	Reserved (Do Not Program) default = 0
4	Internal Graphics Controller Frequency
	0 66 / 100 MHzdefault
	1 133 MHz
	This bit must be set to 1 if the DRAM frequency is
	133 MHz. If the DRAM frequency is set to 100 or 66
	MHz this bit it ignored. (see also table under
	Rx69[7-6]).
3	Reserved (Do Not Program) default = 0
2	Burst Refresh
	0 Disabledefault
	1 Enable (burst 4 times)
1-0	System Frequency DividerRO
	00 CPU / PCI Frequency Ratio = 2x (66 MHz)
	00 CPU / PCI Frequency Ratio = 2x (66 MHz) 01 CPU / PCI Frequency Ratio = 3x (100 MHz)
	01 CPU / PCI Frequency Ratio = 3x (100 MHz) 10 -reserved-
	01 CPU / PCI Frequency Ratio = 3x (100 MHz) 10 -reserved- 11 CPU / PCI Frequency Ratio = 4x (133 MHz)
	01 CPU / PCI Frequency Ratio = 3x (100 MHz) 10 -reserved- 11 CPU / PCI Frequency Ratio = 4x (133 MHz) These bits are latched from MA[14, 12] at the rising
	01 CPU / PCI Frequency Ratio = 3x (100 MHz) 10 -reserved- 11 CPU / PCI Frequency Ratio = 4x (133 MHz) These bits are latched from MA[14, 12] at the rising edge of RESET#. Without external strapping
	01 CPU / PCI Frequency Ratio = 3x (100 MHz) 10 -reserved- 11 CPU / PCI Frequency Ratio = 4x (133 MHz) These bits are latched from MA[14, 12] at the rising



1

Device	0 Offset	69 – DRAM (Clock Sele	ct (00h)RW
7-6				Select RW
		0] Rx69[7-6]		
	00	00	X	66/66/66 (default)
	00	01	X	66/100/100
	01	00	X	100/100/100
	01	10	X	100/66/66
	01	01	1	100/133/133
	10	00	1	133/133/133
	10	10	X	133/100/100
	All oth	er combination	ons are res	served. The internal
	graphic	s controller ru	uns synchr	onous to the DRAM
	and at	the same freq	uency (if t	the DRAM controller
	frequen	cy is set to 13	33, Rx68[4	must also be set to
	1).			
5	256M t	oit DRAM Su	pport	
	0 I	Disable		default
	1 E	Enable (DCLK	RD becom	nes output)
4	DRAM	Controller C	Command	Register Output
	0 I	Disable		default
	1 E	Enable		
3	Fast Dl	RAM Prechai	rge for Dif	ferent Bank
	0 I	Disable		default
	1 E	Enable		
2	DRAM	4K Pages (fo	r 64Mbit	DRAM)
				default
	1 F	Enable		

Reserved (Do Not Program).....default = 0

.....always reads 0

7-0	Refre	esh Counter (in units of 16 MCLKs)
	00	DRAM Refresh Disableddefaul
	01	32 MCLKs
	02	48 MCLKs
	03	64 MCLKs
	04	80 MCLKs
	05	96 MCLKs
	The p	programmed value is the desired number of 16-
	MCL	K units minus one.

7-6	Arbitration Parking Policy	
	00 Park at last bus ownerdefault	
	01 Park at CPU side	
	10 Park at AGP side	
	11 Reserved	
5	Fast Read to Write Turnaround	
	0 Disabledefault	
	1 Enable	
4	Reservedalways reads 0	
3	MD Bus Second Level Strength Control	
	0 Normal slew rate control default	
	1 More slew rate control	
2	CAS Second Level Strength Control	
	0 Normal slew rate control default	
	1 More slew rate control	
1	Reserved (Do Not Program) default = 0	
0	Multi-Page Open	
	0 Disable (page registers marked invalid and no	
	page register update which causes non page-	
	mode operation)	
	1 Enable default	



7-5	Reser	vedalways reads 0
4	CKE	Configuration
	0	RASA = CSA, RASB = CSB,
		CKE0=CKE0, $CKE1 = CKE1$
	1	RASA = CSA, RASB = CSB,
		CKE3-2 = CSA7-6
		CKE5-4 = CSB7-6
		CKE1 = GCKE (Global CKE)
		CKE0 = FENA (FET Enable)
3		AGP TLB lookup
	0	Disable default
	1	Reduce the lookup time from 4T to 2T
2-0		AM Operation Mode Select
		Normal SDRAM Modedefault
		NOP Command Enable
	010	All-Banks-Precharge Command Enable (CPU-to-DRAM cycles are converted
		to All-Banks-Precharge commands).
	011	MSR Enable
	011	CPU-to-DRAM cycles are converted to
		commands and the commands are driven on
		MA[13:0]. The BIOS selects an appropriate
		host address for each row of memory such that
		the right commands are generated on
		MA[13:0].
	100	CBR Cycle Enable (if this code is selected,
		CAS-before-RAS refresh is used; if it is not
		selected, RAS-Only refresh is used)
	101	Reserved
	11x	Reserved

Rx6B[0]	Rx64-66[1-0]	Rx68[7-6]	Remark
0	00	00	Non-page mode, every access starts
			from precharge-active cmd
1	00	00	Only one page active at a time
			(recommended setting)
1	01 or 10	00	Only allow sub-bank of a SDRAM
			bank active at a time, # of subbank
			depends on Rx64-66<1:0>
1	01 or 10	01	Allow mutliple sub-banks across
			different SDRAM banks active, but
			if EDO is accessed, all SDRAM
			pages will be closed
1	01 or 10	11	Allow maximum 8 pages of
			SDRAM, EDO opened

Device	0 Offset 6D - DRAM Drive StrengthRW
7	Reserved always reads 0
6-5	Delay DRAM Read Latch
	00 Disabledefault
	01 0.5 ns
	10 1.0 ns
	11 1.5 ns
4	MD Drive
	0 6 mAdefault
	1 8 mA
3	SDRAM Command Drive Strength
	(SRAS#, SCAS#, SWE#)
	0 16mAdefault
	1 24mA
2	MA[2:13] / WE# Drive Strength
	0 16mAdefault
	1 24mA
1	CAS# Drive Strength
	0 8 mAdefault
	1 12 mA
0	RAS# Drive Strength
	0 16mAdefault
	1 24mA



PCI Bus Control

These registers are normally programmed once at system initialization time.

Device	0 Offs	et 70 - PCI Buffer ControlRW
7	CPU	to PCI Post-Write
	0	Disabledefault
	1	Enable
6	PCI 1	Master to DRAM Post-Write
	0	Disabledefault
	1	Enable
5	Rese	rved
4	PCI 1	Master to DRAM Prefetch Disable
	0	Enabledefault
	1	Disable
3	CPU-	-to-PCI Buffer Available Cycle Reduction
	0	Normal operationdefault
	1	Reduce 1 cycle when the CPU-to-PCI buffer
		becomes available after being full (PCI and
		AGP buses)
2	PCI 1	Master Read Caching
	0	Disabledefault
	1	Enable
1	. •	y Transaction
	0	
_	1	Enable
0		e Device Stopped Idle Cycle Reduction
	0	· · · · · · · · · · · · · · · · · · ·
	1	Reduce 1 PCI idle cycle when stopped by a
		slave device (PCI and AGP buses)

Dev	ice 0 O	ffset 71 - CPU to PCI Flow Control 1RW		
		Dynamic Burst		
		0 Disabledefault		
		1 Enable (see note under bit-3 below)		
(6 Bv	te Merge		
		0 Disabledefault		
		1 Enable		
4	5 Re	served (do not program)default = 0		
		I I/O Cycle Post Write		
		0 Disabledefault		
		1 Enable		
3	3 PC	T Burst		
		0 Disabledefault		
		1 Enable (bit7=1 will override this option)		
b	it-7 bit	1 /		
_	0 0			
		PCI burst operations occur.		
	0 1	If the write transaction is a burst transaction,		
		the information goes into the write buffer and		
		burst transfers are later performed on the PCI		
		bus. If the transaction is not a burst, PCI write		
		occurs immediately (after a write buffer flush).		
	1 x			
		buffer; burstable transactions will then burst		
		on the PCI bus and non-burstable won't. This		
		is the normal setting.		
2	2 PC	I Fast Back-to-Back Write		
		0 Disabledefault		
		1 Enable		
1	l Ou	ick Frame Generation		
	-	0 Disabledefault		
		1 Enable		
() 1 \	Vait State PCI Cycles		
		0 Disabledefault		
		1 F 11		

Enable



Device	0 Offset 72 - CPU to PCI Flow Control 2RWC	Device	e 0 Offset 73 - PCI Master Control 1RW
7	Retry Status	7	Reserved always reads 0
	0 Retry occurred less than retry limitdefault	6	PCI Master 1-Wait-State Write
	1 Retry occurred more than x times (where x is		0 Zero wait state TRDY# response default
	defined by bits 5-4) write 1 to clear		1 One wait state TRDY# response
6	Retry Timeout Action	5	PCI Master 1-Wait-State Read
	0 Retry Forever (record status only)default		0 Zero wait state TRDY# response default
	1 Flush buffer for write or return all 1s for read		1 One wait state TRDY# response
5-4	Retry Limit	4	Disable Prefetch when Doing Delay Transaction
	00 Retry 2 timesdefault		0 Enable default
	01 Retry 16 times		1 Disable
	10 Retry 4 times	3	Assert STOP# after PCI Master Write Timeout
	11 Retry 64 times		0 Disabledefault
3	Clear Failed Data and Continue Retry		1 Enable
	0 Flush the entire post-write bufferdefault	2	Assert STOP# after PCI Master Read Timeout
	1 When data is posting and master (or target)		0 Disabledefault
	abort fails, pop the failed data if any, and keep		1 Enable
	posting	1	LOCK# Function
2	CPU Backoff on PCI Read Retry Failure		0 Disabledefault
	0 Disabledefault		1 Enable
	1 Backoff CPU when reading data from PCI and	0	PCI Master Broken Timer Enable
	retry fails		0 Disabledefault
1	Reduce 1T for FRAME# Generation		1 Enable. Force into arbitration when there is no
	0 Disabledefault		FRAME# 16 PCICLK's after the grant. Does
	1 Enable		not apply to south bridge PREQ# input
0	Reduce 1T for CPU Read of PCI Slave		
	0 Disable Default	Device	e 0 Offset 74 - PCI Master Control 2RW
	1 Enable	7	PCI Master Read Prefetch by Enhance Command
			0 Always Prefetch default
			1 Prefetch only if Enhance command
		6	PCI Master Write Merge
			0 Disabledefault
			1 Enable
		5	Reservedalways reads 0
		4	Dummy Request Handling Should be set to 1
			0 As VP3default
			1 Complete Fix
		3	PCI Delay Transaction Time-Out
			0 Disabledefault
			1 Enable
		2	Backoff CPU Immediately on CPU to AGP Retry

0 Disable.....default

OO AGP Master Reloads MLT timer default
 O1 Falling edge of AGP Master Request reloads

10 Rising Edge of AGP Master Request clears MLT timer and falling edge reloads the timer

1

Enable

1-0 CPU/PCI Master Latency Timer Control

11 Reserved (illegal setting)



<u>Jevice</u>	U Office	et /5 - PCI Arbitration IRW
7	Arbit	ration Mechanism
	0	PCI has prioritydefault
	1	Fair arbitration between PCI and CPU
6	Arbit	ration Mode
	0	REQ-based (arbitrate at end of REQ#)default
	1	Frame-based (arbitrate at FRAME# assertion)
5-4	Later	ncy Timerread only, reads Rx0D bits 2:1
3-0	PCI I	Master Bus Time-Out
	(force	e into arbitration after a period of time)
	0000	Disabledefault
	0001	1x32 PCLKs
	0010	2x32 PCLKs
	0011	3x32 PCLKs
	0100	4x32 PCLKs
	1111	15x32 PCLKs

Device	0 Offset 76 - PCI Arbitration 2RW				
7	CPU-to-PCI Post-Write Retry Failed				
	0 Continue retry attempt default				
	1 Go to arbitration				
6	CPU Latency Timer Bit-0RO				
	0 CPU has at least 1 PCLK time slot when CPU				
	has PCI bus default				
	1 CPU has no time slot				
5-4	Master Priority Rotation Control				
	00 Disabled (arbitration per Rx75 bit-7) default				
	01 Grant to CPU after every PCI master grant				
	10 Grant to CPU after every 2 PCI master grants				
	11 Grant to CPU after every 3 PCI master grants				
	With setting 01, the CPU will always be granted				
	access after the current bus master completes, no				
	matter how many PCI masters are requesting. With				
	setting 10, if other PCI masters are requesting during				
	the current PCI master grant, the highest priority				
	master will get the bus after the current master				
	completes, but the CPU will be guaranteed to get the				
	bus after that master completes. With setting 11, if				
	other PCI masters are requesting, the highest priority				
	will get the bus next, then the next highest priority				
	will get the bus, then the CPU will get the bus. In				
	other words, with the above settings, even if multiple				
	PCI masters are continuously requesting the bus, the				
	CPU is guaranteed to get access after every master				
	grant (01), after every other master grant (10) or after				
2.2	every third master grant (11).				
3-2	High Priority REQ Select				
	00 REQ4 default				
	01 REQ0				
	10 REQ1				
	11 REQ2				
1	CPU-to-PCI QW High DW Read Access to PCI				
	Slave Allow Backoff				
	0 Disabledefault				
	1 Enable				
0	High Priority Request Support				
	0 Disabledefault				
	1 Enable				
De vice	0 Offset 77 - Chip Test ModeRW				
7-6	Reserved (no function) always reads 0				
5-0	Reserved (do not use) default=0				



<u> Pevice</u>	Offset 78 - PMU Control 1RW
7	I/O Port 22 Access
	0 CPU access to I/O address 22h is passed on to
	the PCI busdefault
	1 CPU access to I/O address 22h is processed
	internally
6	Suspend Refresh Type
	0 CBR Refreshdefault
	1 Self Refresh
5	Reserved always reads 0
4	Dynamic Clock Control
-	0 Normal (clock is always running)default
	1 Clock to various internal functional blocks is
	disabled when those blocks are not being used
3	Reserved
2	AGPSTP# Control
_	0 Disabledefault
	1 Enable
1	
0	<i>j</i>
U	Memory Clock Enable (CKE) Function
	0 CKE Disable (pins used as MECC[2-0])def
	1 CKE Enable (pins used for CKE[2-0]#)

Device	0 Offse	et 79 – PMU	Control 2		RW
7	CPU	Interface	Controller	Dynamic	Clock
	Stopp	oing			
	0	Disable			default
	1	Enable			
6	DRA	M Controllei	Dynamic Clo	ock Stoppin	g
	0	Disable			default
	1	Enable			
5	AGP	Controller D	ynamic Clocl	k Stopping	
	0				default
	1	Enable			
4	PCI I	Interface Cor	troller Dynai	mic Clock S	topping
	0				
	1	Enable			
3	Pseud	do Power Go	od		
	0	Disable			default
	1	Enable			
2	South	n Bridge has	High Priority		
	0	_			default
	1	Enable			
1-0	Reser	rved		alwavs	reads 0

Device	0 Offset 7A – Miscellaneous Control RW
7	No Time-Out Arbitration for Consecutive Frame
	Accesses
	0 Enable default
	1 Disable
6-4	Reserved always reads 0
3	Background PCI-to-PCI Write Cycle Mode
	0 Enable default
	1 Disable
2-1	Reserved always reads 0
0	South Bridge PCI Master Force Timeout When
	PCI Master Occupancy Timer Is Up
	0 Disabledefault
	1 Enable
Device	0 Offset 7E – PLL Test ModeRW
7-6	Reserved (status)RO
5-0	Reserved (do not use)default=0
Device	0 Offset 7F – PLL Test ModeRW
7_0	Reserved (do not use) default=0



GART / Graphics Aperture Control

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the VT8601A.

This scheme is shown in the figure below.




Figure 4. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the 82C501 contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.



Device (O Offset 83-80 - GART/TLB ControlRW	Device	0 Offset 84 - Graphics Aperture SizeRW
31-16	Reserved always reads 0	7-0	Graphics Aperture Size
	Reserved (test mode status)RO		11111111 1M
	` '		11111110 2M
7	Flush Page TLB		11111100 4M
	0 Disabledefault		11111000 8M
	1 Enable		11110000 16M
			11100000 32M
6-4	Reserved (always program to 0)RW		11000000 64M
	, , , , , , , , , , , , , , , , , , ,		10000000 128M
3	PCI Master Address Translation for GA Access		00000000 256M
	0 Addresses generated by PCI Master accesses	0.00	DD 00 CAT AND THE D
	of the Graphics Aperture will not be translateddefaul	Offset 8	BB-88 - GA Translation Table BaseRW
	1 PCI Master GA addresses will be translated	31-12	Graphics Aperture Translation Table Base
2	AGP Master Address Translation for GA Access		Pointer to the base of the translation table in system
	0 Addresses generated by AGP Master accesses		memory used to map addresses in the aperture range
	of the Graphics Aperture will not be translateddefaul		(the pointer to the base of the "Directory" table).
	1 AGP Master GA addresses will be translated	11-3	Reserved always reads 0
1	CPU Address Translation for GA Access	2	One Cycle TLB Flush Command
	0 Addresses generated by CPU accesses of the		0 Disabledefault
	Graphics Aperture will not be translateddef		1 Enable should be set to 1
	1 CPU GA addresses will be translated	1	Graphics Aperture Enable
0	AGP Address Translation for GA Access		0 Disable default
	0 Addresses generated by AGP accesses of the		1 Enable Graphics Aperture Address [31:28]
	Graphics Aperture will not be translateddef		Note: To disable the Graphics Aperture, set this bit
	1 AGP GA addresses will be translated		to 0 and set all bits of the Graphics Aperture Size to
Note: F	For any master access to the Graphics Aperture range,		0. To enable the Graphics Aperture, set this bit to 1
	rill not be performed.		and program the Graphics Aperture Size to the
-		Λ	desired aperture size.
		0	Reserved always reads 0

Note: If TLB miss, the TLB table is fetched by the address:

Gr Ap Trans Table Base [31:12] + A[27:22], A[21:12], 2'b00



AGP Control

Device	0 Offset A3-A0 - AGP Capability IdentifierRO	Device	0 Offset AC - AGP ControlRW
31-24	Reserved always reads 00	7	Reservedalways reads 0s
23-20	Major Specification Revision always reads 0001	6	AGP Read Synchronization
	Major revision # of AGP spec device conforms to		0 Disabledefault
19-16	Minor Specification Revision always reads 0000		1 Enable (the CPU to AGP cycle will be delayed
	Minor revision # of AGP spec device conforms to		if the CMFIFO contains a GART access)
15-8	Pointer to Next Item always reads 00 (last item)	5	AGP Read Snoop CMFIFO
7-0	AGP ID (always reads 02 to indicate it is AGP)		0 Disabledefault
ъ.	0.000 + 1.5 1.4 + CD C+ +		1 Enable (AGP read address will snoop the
	0 Offset A7-A4 - AGP StatusRO		CMFIFO; if hit, AGP read will be started after
31-24	Maximum AGP Requests always reads 07		the write is retired)
	Max # of AGP requests the device can manage (8)	4	AGP Master Request has Higher Priority if AGP
	Reservedalways reads 0s		Controller is Parking at AGP Master
9	Supports SideBand Addressing always reads 1		0 Disabledefault
8-2	Reservedalways reads 0s		1 Enable
1	2X Rate Supported	3	2X Rate Supported (read also at RxA4[1])
	Value returned can be programmed by writing to		0 Not supported default
	RxAC[3]always reads 1		1 Supported
0	1X Rate Supportedalways reads 1	2	LPR In-Order Access (Force Fence)
ъ .	0.000 (A.D. A.O. A.O.D.C		0 Fence/Flush functions not guaranteed. AGP
	0 Offset AB-A8 - AGP CommandRW		read requests (low/normal priority and high
	Request Depth (reserved for target)always reads 0s		priority) may be executed before previously
	Reserved always reads 0s		issued write requests
9	SideBand Addressing Enable		1 Force all requests to be executed in order
	0 Disabledefault		(automatically enables Fence/Flush functions).
	1 Enable		Low (i.e., normal) priority AGP read requests
8	AGP Enable		will never be executed before previously
	0 Disabledefault		issued writes. High priority AGP read
	1 Enable		requests may still be executed prior to
7-2	Reservedalways reads 0s		previously issued write requests as required.
1	2X Mode Enable	1	AGP Arbitration Parking
	0 Disabledefault		0 Disabledefault
	1 Enable		1 Enable (GGNT# remains asserted until either
0	1X Mode Enable		GREQ# de-asserts or data phase ready)
	0 Disabledefault	0	2T AGP to DRAM Request Generation
	1 Enable		0 Disabledefault
			1 Enable

	0 1)isable	default
	1 F	Enable	
Device	0 Offset	AD – AGP Latency Regi	ster RW
7-4	Reserv	ed	always reads 0s
7-4	Reserv AGP L		always reads 0s GCLKs)



	0 Offset F7-F0 – BIOS Scratch RegisterRW No Hardware Function		0 Offset FC – Back Door Control 1RW Reservedalways reads 0
		1	Back-Door Max # of AGP Requests Allowed
			0 Read RXA7 will return 7default
D	0 Officed EQ. DDAM Ashidosadiss Times 1. DW		1 Read RxXA7 will have number programmed
	0 Offset F8 – DRAM Arbitration Timer 1RW		at RxFD
	AGP Timer (units of 4 DRAM Clocks)	0	Back-Door Device ID Enable
3-0	Host Timer (units of 4 DRAM Clocks)		0 Use Rx3-2's value for Rx3-2 read default
Device	0 Offset F9 – DRAM Arbitration Timer 2RW		1 Use the value in RxFE-FF
7-4	VGA High Priority Timer (units of 16 DRAM	Device	0 Offset FD - Back Door Control 2RW
	Clocks)	7-3	Reserved
3-0	VGA Timer (units of 16 DRAM Clocks)	2-0	Back-Door Max # of AGP Requests the Device can
			Handle
			000 1-Requestdefault
Device	0 Offset FA - CPU Direct Access Frame Buffer		001 2-Requests
	ddress A[28:21]RW		
	A[28:21]		111 8-Requests
7-0	A[28:21]	<u>Device</u>	111 8-Requests O Offset FF-FE – Back Door Device IDRW
7-0 Device	0 Offset FB – Frame Buffer ControlRW		0 Offset FF-FE – Back Door Device IDRW
7-0	0 Offset FB – Frame Buffer ControlRW VGA Enable		•
7-0 Device	0 Offset FB – Frame Buffer ControlRW VGA Enable 0 Disabledefault		0 Offset FF-FE – Back Door Device IDRW
7-0 Device 7	O Offset FB – Frame Buffer ControlRW VGA Enable 0 Disabledefault 1 Enable		0 Offset FF-FE – Back Door Device IDRW
7-0 <u>Device</u> 7 6	O Offset FB – Frame Buffer ControlRW VGA Enable 0 Disabledefault 1 Enable VGA Reset(Write 1 to Reset)		0 Offset FF-FE – Back Door Device IDRW
7-0 Device 7	O Offset FB – Frame Buffer Control		0 Offset FF-FE – Back Door Device IDRW
7-0 <u>Device</u> 7 6	O Offset FB – Frame Buffer Control		0 Offset FF-FE – Back Door Device IDRW
7-0 <u>Device</u> 7 6	O Offset FB – Frame Buffer ControlRW VGA Enable 0 Disabledefault 1 Enable VGA Reset(Write 1 to Reset) Frame Buffer Size 00 Nonedefault 01 2M		0 Offset FF-FE – Back Door Device IDRW
7-0 <u>Device</u> 7	O Offset FB – Frame Buffer Control		0 Offset FF-FE – Back Door Device IDRW
7-0 <u>Device</u> 7 6	O Offset FB – Frame Buffer ControlRW VGA Enable 0 Disabledefault 1 Enable VGA Reset(Write 1 to Reset) Frame Buffer Size 00 Nonedefault 01 2M 10 4M		0 Offset FF-FE – Back Door Device IDRW
7-0 Device 7 6 5-4	O Offset FB – Frame Buffer ControlRW VGA Enable 0 Disabledefault 1 Enable VGA Reset(Write 1 to Reset) Frame Buffer Size 00 Nonedefault 01 2M 10 4M 11 8M		0 Offset FF-FE – Back Door Device IDRW
7-0 Device 7 6 5-4	O Offset FB – Frame Buffer Control		0 Offset FF-FE – Back Door Device IDRW
7-0 Device 7 6 5-4	O Offset FB – Frame Buffer ControlRW VGA Enable 0 Disable default 1 Enable VGA Reset (Write 1 to Reset) Frame Buffer Size 00 None default 01 2M 10 4M 11 8M CPU Direct Access Frame Buffer 0 Disable default		0 Offset FF-FE – Back Door Device IDRW



Device 1 Bus 0 Header Registers - PCI-to-AGP Bridge

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with <u>bus number</u> and <u>function number</u> equal to <u>zero</u> and <u>device number</u> equal to <u>one</u>.

Device	1 Offs	<u>et 1-0 - Vendor IDRO</u>
15-0	ID C	ode (reads 1106h to identify VIA Technologies)
Device	1 Offs	et 3-2 - Device IDRO
15-0	ID C	ode (reads 8601h to identify the VT8601A PCI-
		CI Bridge device)
Device	1 Offs	et 5-4 - CommandRW
15-10	Rese	rvedalways reads 0
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
		different agents
8		R# Enable RO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
_		R# is used to report parity errors if bit-6 is set).
7		ress / Data SteppingRO
	0	Device never does steppingdefault
6	l Douit	Device always does stepping by Error Response
U	rarn 0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	-	Palette SnoopRO
3	0	Treat palette accesses normallydefault
	1	Don't respond to palette writes on PCI bus
		(10-bit decode of I/O addresses 3C6-3C9 hex)
4	Mem	ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	Speci	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2		MasterRW
	0	Never behaves as a bus master
	1	Enable to operate as a bus master on the
		primary interface on behalf of a master on the
1	3.6	secondary interfacedefault
1		nory SpaceRW
	0	Does not respond to memory space
0	1/0.5	Enable memory space accessdefault Space
U	0	SpaceRW Does not respond to I/O space
	1	Enable I/O space accessdefault
	1	Line 10 1/ 0 space accessdetauit

Device :	1 Offset 7-6 - Status (Primary Bus) RWC
15	Detected Parity Erroralways reads 0
14	Signaled System Error (SERR#)always reads 0
13	Signaled Master Abort
10	0 No abort received
	1 Transaction aborted by the master with
	Master-Abort (except Special Cycles)
	write 1 to clear
12	Received Target Abort
12	0 No abort received
	1 Transaction aborted by the target with Target-
11	Abort write 1 to clear Signaled Target Abortalways reads 0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	Data Parity Error Detectedalways reads 0
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Featuresalways reads 0
5	66MHz Capable always reads 1
4	Supports New Capability list always reads 0
3-0	Reserved always reads 0
Device ¹	1 Offset 8 - Revision IDRO
	VT8601A Chip Revision Code (00=First Silicon)
7-0	V 1000111 Chip Revision Code (00 1 hst Sincon)
Device	1 Offset 9 - Programming InterfaceRO
This reg	gister is defined in different ways for each Base/Sub-
	ode value and is undefined for this type of device.
7-0	
	·
Device	1 Offset A - Sub Class CodeRO
7-0	Sub Class Code .reads 04 to indicate PCI-PCI Bridge
	-
	1 Offset B - Base Class CodeRO
7-0	Base Class Code reads 06 to indicate Bridge Device
Device	1 Offset D - Latency TimerRO
7-0	Reserved always reads 0
7-0	Reservedarways reads 0
Device	1 Offset E - Header TypeRO
7-0	Header Type Codereads 01: PCI-PCI Bridge
Device	1 Offset F - Built In Self Test (BIST)RO
7	BIST Supported reads 0: no supported functions
6	Start Test write 1 to start but writes ignored
5-4	Reserved always reads 0

3-0 Response Code.........0 = test completed successfully



Device 1 Offset 18 - Primary Bus NumberRW	Device 1 Offset 3F-3E – PCI-to-PCI Bridge Control RW
7-0 Primary Bus Number default = 0	15-4 Reservedalways reads 0
This register is read write, but internally the chip always uses	3 VGA-Present on AGP
bus 0 as the primary.	0 Forward VGA accesses to PCI Bus default
Device 1 Offset 19 - Secondary Bus NumberRW	1 Forward VGA accesses to AGP Bus Note: VGA addresses are memory A0000-BFFFFh
7-0 Secondary Bus Number default = 0	and I/O addresses 3B0-3BBh, 3C0-3CFh and 3D0-
Note: PCI#2 must use these bits to convert Type 1 to Type 0.	3DFh (10-bit decode). "Mono" text mode uses B0000-B7FFFh and "Color" Text Mode uses B8000-
Device 1 Offset 1A - Subordinate Bus NumberRW	BFFFFh. Graphics modes use Axxxxh. Mono VGA
7-0 Primary Bus Number default = 0	uses I/O addresses 3Bx-3Cxh and Color VGA uses
Note: PCI#2 must use these bits to decide if Type 1 to Type 1	3Cx-3Dxh. If an MDA is present, a VGA will not
command passing is allowed.	use the 3Bxh I/O addresses and B0000-B7FFFh
F. 100 - 100	memory space; if not, the VGA will use those
	addresses to emulate MDA modes.
	2 Block / Forward ISA I/O Addresses
Device 1 Offset 1C - I/O BaseRW	0 Forward all I/O accesses to the AGP bus if
7-4 I/O Base AD[15:12] default = 1111b	they are in the range defined by the I/O Base
3-0 I/O Addressing Capability default = 0	and I/O Limit registers (device 1 offset 1C-
	1D)
Device 1 Offset 1D - I/O LimitRW	default
7-4 I/O Limit AD[15:12] default = 0	1 Do not forward I/O accesses to the AGP bus
3-0 I/O Addressing Capability default = 0	that are in the 100-3FFh address range even if
	they are in the range defined by the I/O Base
	and I/O Limit registers.
Device 1 Offset 1F-1E - Secondary StatusRO	1-0 Reserved always reads 0
15-0 Reserved always reads 0000	
Device 1 Offset 21-20 - Memory BaseRW	
15-4 Memory Base AD[31:20] default = 0FFFh	
3-0 Reserved always reads 0	
· ·	
Device 1 Offset 23-22 - Memory Limit (Inclusive)RW	
15-4 Memory Limit AD[31:20] default = 0	
3-0 Reserved always reads 0	
Device 1 Offset 25-24 - Prefetchable Memory BaseRW	
15-4 Prefetchable Memory Base AD[31:20].def = 0FFFh	
3-0 Reservedalways reads 0	
3-0 Reserved atways reads 0	

Reserved

3-0

Device 1 Offset 27-26 - Prefetchable Memory Limit.....RW 15-4 Prefetchable Memory Limit AD[31:20].....

.... default = 0

..... always reads 0



Device 1 Bus 0 PCI-to-AGP Bridge Registers

AGP Bus Control

Device	1 Offset 40 - CPU-to-AGP Flow Control 1RW
7	CPU-AGP Post Write
	0 Disabledefault
	1 Enable
6	CPU-AGP Dynamic Burst
	0 Disabledefault
	1 Enable
5	CPU-AGP One Wait State Burst Write
	0 Disable default
	1 Enable
4	AGP to DRAM Prefetch
	0 Disable default
	1 Enable
3	AGP Master Allowed Before CPU-to-AGP Post
	Write Buffer is Not Flushed
	0 Disabledefault
	1 Enable
	This option is always enabled for PCI
2	MDA Present on AGP
	0 Forward MDA accesses to AGPdefault
	1 Forward MDA accesses to PCI
	Note: Forward despite IO / Memory Base / Limit
	Note: MDA (Monochrome Display Adapter)
	addresses are memory addresses B0000h-B7FFFh
	and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh
	(10-bit decode). 3BC-3BE are reserved for printers.
	Note: If Rx3E bit-3 is 0, this bit is a don't care
	(MDA accesses are forwarded to the PCI bus).
1	AGP Master Read Caching
	0 Disabledefault
	1 Enable
0	AGP Delay Transaction
	0 Disabledefault
	1 Enable

Table 5. VGA/MDA Memory/IO Redirection

3E[3]	40[2]	<u>VGA</u>	MDA	Axxxx,	<u>B0000</u>	3Cx	
VGA	MDA	<u>is</u>	<u>is</u>	B8xxx	-B7FFF	<u>3Dx</u>	3Bx
Pres.	Pres.	<u>on</u>	<u>on</u>	Access	Access	<u>I/O</u>	I/O
0	-	PCI	PCI	PCI	PCI	PCI	PCI
1	0	AGP	AGP	AGP	AGP	AGP	AGP
1	1	AGP	PCI	AGP	PCI	AGP	PCI

	1 Offset 41 - CPU-to-AGP	Flow Control 2 RWC
7	Retry Status	
		default
		write 1 to clear
6	Retry Timeout Action	
		ept to record status def
		e or return all 1s for read
5-4	Retry Count	
	00 Retry 2, backoff CPU	Jdefault
	01 Retry 4, backoff CPU	J
	10 Retry 16, backoff CI	PU
	11 Retry 64, backoff CI	PU
3	Post Write Data on Abort	
	0 Flush entire post-wi	rite buffer on target-abort
	or master abort	default
	1 Pop one data output	on target-abort or master-
	abort	
2	CPU Backoff on AGP Rea	ad Retry Timeout
	0 Disable	default
	1 Enable	
1-0	Reserved	always reads 0
Device	1 Offset 42 - AGP Master (Control RW
7	Read Prefetch for Enhance	
,		fetch default
_	1 Prefetch only if Enh	
6	1 Prefetch only if Enhance AGP Master One Wait St	ance Command
6	AGP Master One Wait St	ance Command ate Write
6	AGP Master One Wait St 0 Disable	ance Command
5	AGP Master One Wait St 0 Disable 1 Enable	ance Command ate Writedefault
· ·	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St	ance Command ate Write default ate Read
· ·	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St	ance Command ate Writedefault
· ·	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable	ance Command ate Write default ate Read default
5	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable Extend AGP Internal	ance Command ate Write default ate Read default Master for Efficient
5	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable Extend AGP Internal Handling of Dummy Requ	ance Command ate Write default ate Read default Master for Efficient
5	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable Extend AGP Internal Handling of Dummy Requ	ance Command ate Write default ate Read default Master for Efficient uest Cycles
5	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable Extend AGP Internal Handling of Dummy Requ 0 Disable 1 Enable	ance Command ate Write
5	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable Extend AGP Internal Handling of Dummy Requ 0 Disable 1 Enable This bit is normally set to 1	ance Command ate Write default ate Read default Master for Efficient uest Cycles default
5	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable Extend AGP Internal Handling of Dummy Requ 0 Disable 1 Enable	ance Command ate Write default ate Read default Master for Efficient uest Cycles default
5	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable Extend AGP Internal Handling of Dummy Requ 0 Disable 1 Enable This bit is normally set to 1 AGP Delay Transaction T	ance Command ate Write default ate Read default Master for Efficient uest Cycles default
5	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable Extend AGP Internal Handling of Dummy Requ 0 Disable 1 Enable This bit is normally set to 1 AGP Delay Transaction T 0 Disable	ance Command ate Write default ate Read default Master for Efficient uest Cycles default imeout default
5 4	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable Extend AGP Internal Handling of Dummy Requ 0 Disable 1 Enable This bit is normally set to 1 AGP Delay Transaction T 0 Disable 1 Enable Prefetch During Delay Tr	ance Command ate Write default ate Read default Master for Efficient uest Cycles default imeout default
5 4	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable Extend AGP Internal Handling of Dummy Requ 0 Disable 1 Enable This bit is normally set to 1 AGP Delay Transaction T 0 Disable 1 Enable Prefetch During Delay Tr	ance Command ate Write default ate Read default Master for Efficient uest Cycles default imeout default
5 4	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable Extend AGP Internal Handling of Dummy Requ 0 Disable 1 Enable This bit is normally set to 1 AGP Delay Transaction T 0 Disable 1 Enable Prefetch During Delay Tr 0 Enable 1 Disable	ance Command ate Write default ate Read default Master for Efficient uest Cycles default imeout default
5 4 3 2	AGP Master One Wait St 0 Disable 1 Enable AGP Master One Wait St 0 Disable 1 Enable Extend AGP Internal Handling of Dummy Requ 0 Disable 1 Enable This bit is normally set to 1 AGP Delay Transaction T 0 Disable 1 Enable Prefetch During Delay Tr 0 Enable 1 Disable	ance Command ate Write default ate Read default Master for Efficient uest Cycles default immeout default ansaction default



Device 0 Bus 1 Header Registers - Graphics Accelerator

The Apollo PLE133 2D / 3D Graphics Accelerator is fully compliant with PCI bus interface protocol revision 2.2. The controller implements slave functions of PCI to accept cycles initiated by PCI masters targeted for its internal registers, RAMDACTM, frame buffer, and/or BIOS. It will accept only one data transaction for non-memory type transfers; however burst read/write transfers for frame buffer accesses are also implemented for performance enhancement. Bursting is disabled when accessing memory mapped I/O. Data parity will be generated for read cycles.

To support the PC AT architecture, palette snooping is supported. There are two different palette snooping modes: (1) snooping due to PCI retry, and (2) snooping due to master abort. Both modes are supported. The video BIOS will automatically determine the correct snooping mode in a PCI based system during power up. The PLE133 follows the PCI 2.2 specification running at 33 MHz or lower system clock frequencies. For packed pixel modes, if the first data TRDY is not generated within 16 clocks, a retry will be issued. During bursting, if successful data is not generated within 8 clocks, a retry will also be issued.

The table below lists the commands implemented by the PLE133 graphics controller PCI interface. Note that codes not listed (0000 interrupt acknowledge, 0001 special cycle, 0100, 0101, 1000, 1001 reserved, and 1101 dual address cycle) are not decoded and DEVSEL# is not generated. No action takes place inside the chip for these codes.

Table 6. Supported PCI Command Codes

Command Code	Command	
0010	I/O Read	
0011	I/O Write	
0110	Memory Read	
0111	Memory Write	
1010	Configuration Read	
1011	Configuration Write	
1100	Memory Read Multiple	
	(treated as simple memory read)	
1110	Memory Read Line	
	(treated as simple memory read)	
1111	Memory Write and Invalid	
	(treated as simple memory write)	

The PCI configuration space is fully implemented. Due to the second memory base register, all I/O registers can be memory mapped; which allows more than one graphics controller to be installed within a system by mapping memory and I/O to different locations.

All configuration registers are located in PCI configuration space and should be programmed using PCI configuration mechanism 1 through CF8 / CFC with <u>bus number</u> equal to <u>one</u> and <u>function number</u> and <u>device number</u> equal to <u>zero</u>.

There are three memory base registers. The first defines the memory base location for the graphics frame buffer. The second defines the memory base for the memory mapped I/O locations. The third defines the memory base for the second video aperture. With this second aperture, graphics data and video data can be sent to the PLE133 simultaneously.

The PLE133 supports the PCI Bus Master mode which can send captured video data directly to system memory for processing. The registers to control the PCI Bus Master are defined in following sections (they are all in PCI configuration space).

Offset 1-0 - Vendor	D (1023h)	RO
15-0 ID Code	a	lways reads 1023h



Offset 5	5-4 - C	ommandRW
15-10	Rese	rvedalways reads 0
9	Fast Back-to-Back Cycle EnableR	
	0	Fast back-to-back transactions only allowed to
		the same agent
	1	Fast back-to-back transactions allowed to
		different agents
8	SER	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
	(SER	R# is used to report parity errors if bit-6 is set).
7		ress / Data SteppingRO
	0	Device never does steppingdefault
_	_ 1	Device always does stepping
6		y Error ResponseRO
	0	Ignore parity errors & continuedefault
_	1	Take normal action on detected parity errors
5		Palette SnoopRW
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4		ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
•	1	Bus masters may generate Mem Write & Inval
3	_	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
•	1	Monitors special cycles
2		MasterRW
	0	Never behaves as a bus masterdefault
4	1	Can behave as a bus master
1		ory SpaceRW
	0	Does not respond to memory space
0	1	Responds to memory spacedefault
0	I/O S	
	0	Does not respond to I/O space
	1	Responds to I/O spacedefault

Offset 7	7-6 - St	atus RWo	<u>C</u>
15	Detec	ted Parity Error	
	0	No parity error detecteddefau	lt
	1	Error detected in either address or data phase	Э.
		This bit is set even if error response is disable	d
		(command register bit-6) write one to clear	
14	Signa	led System Error (SERR# Asserted)	
		always reads	0
13	Signa	led Master Abort (Bus Master Only)	
	0	No abort received defau	
	1	Transaction aborted by the master	
		write one to clea	ır
12	Recei	ved Target Abort (Bus Master Only)	
	0	No abort received defau	
	1	Transaction aborted by the target	
		write 1 to clea	
11	Signa	led Target Abortalways reads	0
	0	Target Abort never signaled	
10-9		SEL# Timing	
	00		
	01	Mediumalways reads 0	1
	10	Slow	
	11	Reserved	
8		Parity Error Detected (Bus Master Only)	
	0	No data parity error detected always reads	0
	1	Error detected in data phase	
7		Back-to-Back Capable	
	0	Not capable defau	lt
_	_ 1	Capable	^
6	Rese		
5		Iz Capable always reads	
4		orts New Capability listalways reads	
3-0	Rese	vedalways reads	0



Offset 8	8 - Revision IDRO
8-0	VT8601A Graphics Controller Revision Code
Offset 9	9 - Programming InterfaceRO
7-0	Interface Identifier always reads 00
Offset A	A - Sub Class CodeRO
7-0	Sub Class Codealways reads 00
Offset 1	B - Base Class CodeRO
7-0	Base Class Code
	Reads 03 to indicate Graphics Controller
Offset 1	13-10 - Graphics Memory Base 0RW
31-0	Graphics Memory Base 0 default = E000 0000
	Defines an 8MB space for display memory
Offset 1	17-14 - Graphics Memory Base 1RW
31-0	Graphics Memory Base 0default = E080 0000
	Defines a 128KB space for memory mapped I/O
Offset	1B-18 - Graphics Memory Base 2RW
31-0	Graphics Memory Base 0 default = E040 0000
	Defines an 8MB space for off-screen video overlay
O.664-2	DD 2C Colomotors Virolan ID DW
	2D-2C – Subsystem Vendor IDRW
15-0	Subsystem Vendor ID default = 00
Offset 2	2F-2E - Subsystem IDRW
15-0	Subsystem ID default = 00
Offset 3	33-30 –Graphics ROM BaseRW

31-0 Graphics ROM Base......default = 0000 0001

Offset	<u> 3C – Interrupt Line</u>	RW
7-0	Interrupt Line	default = 0Bh
Offset	3D – Interrupt Pin	RO
7-0	Interrupt Pin	always reads 01h (INTA#)

Interrupts

There are several interrupt sources and their corresponding controls in the PLE133 as shown in the following table:

Table 7. Interrupt Sources and Controls

Source	Mask	Clear	Status
Capture ³	CR9B[7]	CR9B[6] ¹	CR9B[4]
Capture VSYNC	2		
Capture Even Field	2		
Capture Odd Field	2		
Capture Blank	2		
GE^4	2122[7]	2122[7]	2120[4]
VGA ⁵	CR11[5]	CR11[4]	

- 1) Write 0 to clear.
- 2) Selected by CR9E[7:6]
- 3) Video capture logic can generate an interrupt which is selected from one of four sources determined by CR9E.[7:6]. This interrupt is enabled by CR9B[7]. To clear this bit write 0 to CR9B[6]. Whether an interrupt is generated can be determined from CR9B[4].
- 4) The GE interrupt is similar to the capture interrupt.
- 5) The VGA interrupt is similar to the capture interrupt except that there is no status bit.



Device 0 Bus 1 Graphics Accelerator Registers

Offset 9	3-90 – Power Management 1RO
31-27	Reserved always reads 0
	PME# not supported
26	D2 State (Suspend) Supported always reads 1
	The D2 state is supported
25	D1 State (Standby) Supported always reads 1
	The D1 state is supported
24-22	Reserved always reads 0
21	Device Specific Initialization always reads 1
	Special DSI is required from the video BIOS
20	Reserved always reads 0
	Auxiliary power source not supported
19	Reserved always reads 0
	PME# generation not supported
18-16	PCI PM Version # always reads 001b
15-8	Next Item Pointeralways reads 0
7-0	PCI PM Capable always reads 01h
	This device is PCI PM capable

Offset 9	77-94 – Power Management 2 RW
31-24	Reserved always reads 0
	Power dissipation reporting not supported
23-16	Reserved always reads 0
15	D3 Cold Supported always reads 0
	D3 cold not supported
14-13	Data Scalealways reads 0
	Power dissipation reporting not supported
12-9	Power Consumed / Dissipated always reads 0
	Power dissipation reporting not supported
8	Reserved always reads 0
	PME# for D3 cold not supported
7-2	Reserved always reads 0
1-0	Power State
	00 Fully Ondefault
	01 Standby
	10 Suspend
	11 D3hot, similar to suspend



Graphics Accelerator PCI Bus Master Registers

The PLE133 PCI Bus Master controller supports both read/write and scatter/gather. Software can take advantage of this feature to transfer data between system memory and the frame buffer. After software sets the proper registers and commands, the PCI master begins to transfer data automatically between system memory and the frame buffer. This allows the CPU to do other jobs at the same time, thus increasing performance.

Software should use the PCI Bus Master functionality to transfer big chunks of data such as video capture data for video conferencing applications or texture data for 3-D applications. For small chunks of data, direct CPU access to the Frame Buffer is the preferred method.

The software sequence used to control bus master operation is as follows: Software first sets registers such as the system memory starting address, page table starting address / height / width, and frame buffer starting address and line offset. Software finally sets the bus master control register where either bit 1 (for reads) or bit 2 (for writes) is set as the command bit. After the command bit is set, the hardware will begin to transfer data automatically based on the parameters specified. After the transfer is finished, the hardware will issue an interrupt. Software can then poll the status bit to get the transfer status. The hardware will clear the command bit after the transfer is finished. Software cannot issue new commands until the previous command is completed.

All Registers are memory mapped. The memory address base is defined in PCI configuration register "Memory Base 1" (offset 17h-14h).

Port 2204 - Graphics Bus Master StatusRO

31-3	Reserved	always reads 0
2	Bus Master Interrupt Status	-
1	End of Transfer	
	0 Still processing	default
	1 End of Transfer (Idle)	
0	Bus Master Error Status	

Error Detected

This error is ususly detected because the total page table size is less than the size defined in the "Graphics Bus Master Height" register at index 2314h.

0 Normaldefault

Port 23	00 - Graphics Bus Master ControlRW
31-16	Reserved always reads 0
15	PCI Master Read Data to GE SRCQ
	0 Disable default
	1 Enable
14-11	Bytes in DW to be Cleared
	When enabling block transfer with clear, one bits
	define which byte(s) in the DW will be cleared
10	Enable Bit with Clear
	0 Disable default
	1 Enable
9	Invert C / Z Position
	0 Hardware assumes C is located in bits 15:0
	and Z in bits 31:16default
	1 Hardware assumes C is located in bits 31:16
	and Z in bits 15:0
8	Enable Z Stripping
	0 Disabledefault
	1 Enable
7-5	Reserved always reads 0
4	Bus Master Interrupt
	0 Disabledefault
	1 Enable
3	Master Latency
	0 Disable default
	1 Enable
2	Write Command default =0
	Writing this bit to 1 will trigger the hardware to begin
	a write operation. After finishing the operation,
	hardware will automatically clear this bit.
1	Read Command default =0
	Writing this bit to 1 will trigger the hardware to begin
	a read operation. After finishing the operation,
	hardware will automatically clear this bit.
0	Scatter / Gather
	0 Disabledefault
	1 Enable



Port 2310 - Graphics Bus Master System Start Addr...RW

31-0 System Start Address

If scatter / gather is enabled, bits 31:12 point to the physical region translation table (the page starting address must be aligned on 4KB address boundaries) and bits 11:0 are the offset within a page.

Physical Region Descriptor Table

While system memory is allocated in a non-contiguous space, software needs to provide a physical region description table in system memory and pass the table's starting address to hardware.

The table size must less than or equal to 4K bytes and the table cannot cross the 4K boundary.

Figure 5. Physical Region Descriptor Table Format

BYTE3	BYTE2	BYTE1	BYTE0
Page 0 phy	sical address		EOT
Page 1 physical address			EOT
•••••			
Page n physical address			EOT

EOT = End of Table

Each table entry is 4 bytes in length. Hardware assumes that the physical page is always 4K. Bits 31:2 indicate the physical page starting address. Bit 0 of the first byte indicates the end of the table. Bus Master operation terminates when the last descriptor has been retired.

Port 23	<u> 14 – Grapnic</u>	s Bus Master E	ieignt RW
15-10	Reserved		always reads 0
9-0	Source Data	ı Height	·
Port 23	16 – Graphic	s Bus Master V	Vidth RW

15-12	Reserved	always reads 0
11-0	Source Data	Width (in bytes)

Port 23	<u> 18 – Graphics Bus Mas</u>	ster FB Start Addr/Pitch RW
31-22	Frame Buffer Line Of	ffset (FB pitch) in quadwords
21-20	Reserved	always reads 0

19-0 Frame Buffer Start Address (quadword aligned)

Port 231C – Graphics Bus Master System Pitch RW

15-12 Reservedalways reads 0


11-0 System Row Byte Offset (pitch) in bytes

Port 2320 - Graphics Bus Master Clear Data.....RW

31-0 Clear Data Value

Used as the "clear" value for "block transfer with clear"







Graphics Accelerator AGP Registers

The default base I/O address for the AGP registers is 2300h.

The AGP control unit has 3 channels. These channels can work independently and in parallel. Each channel has its own capabilities:

- Channel 0: Execution mode texture access.
- Channel 1: Command List Operation. Executes command lists from AGP memory.
- Channel 2: Data Move. Moves data from AGP memory to frame buffer or to the Capture/MPEG2 FIFO. Also moves data from the frame buffer to AGP memory.

Graphics AGP Configuration Registers

Port 2304 - Graphics AGP	Capability List	RW
31-0 xx		

Port 2334 – Graphics AGP Capability List Address.....RW 31-0 xx

Graphics AGP Operation Registers

Port 23	<u> 40 – Graphi</u>	cs AGP FB Command List StartRW	
31-19	Reserved	always reads 0	
18-0	Frame Buffer Command List Start Address		
Port 23	44 – Graphi	cs AGP FB Command List SizeRW	
21 10	_	1 1 0	
31-19	Reserved	always reads 0	
		fer Command List Size (in quadwords)	
	Frame Buf	•	

Command List Format

The command list is stored in AGP memory in groups. Each group has the following format:

	Bit	Bit
QuadWord	63 48 32	<u>31 16 0</u>
0	Data 0	Header
1	Data 2	Data 1
2	Data 4	Data 3
•••		•••
n/2+1	Pad/Data n-1	Data $n - 1/2$

The header is a 32-bit word that contains information about this group, such as the amount of useful data in the group. A group is always padded to a quadword boundary. Padding DWORDs are discarded by the channel. The format of the header is as follows:

31 Consecutive Addressing

- O Disabled (all data in this group will be written to the register with the destination address specified in the "ADDR" field in bits 29-8)
- 1 Enabled (All data in this group will be written to registers ADDR, ADDR+4, ... ADDR+4 * (LEN-1) sequentially
- 30 Wait
 - O Don't Wait (send data to the Graphics Engine as long as it can receive it)
 - 1 Wait (until the GE is idle, then send data)
- 29-8 Register Address of the First Data (ADDR)
- 15-0 Number of DWORDs of Data in this Group (LEN)



Port 2348 – Graphics AGP Channel 1 FB Start/PitchRW 31-22 Frame Buffer Line Offset (in quadwords) 21-19 Reserved	llways reads 0 nold nold nold
Port 2368 – Graphics AGP Channel I/O Contr	
31-27 Reserved	
Port 2350 – Graphics AGP Channel 1 System StartRW 26 Reserved (Do not Program)	
31-3 Channel 1 System Memory Start Address 25 Reserved	
(quadword aligned) 23-22 Reserved (Do not Frogram) a	
2-1 Reserved	-
0 Command List Operation Trigger 19 Channel 1 Read Enable	111431 00 01
This bit is the same as bit-19 of register 2368h 0 Disable	default
(Channel 1 Read Enable). It is used to trigger 1 Enable	
command list operation and force bit-17 of register 18 Channel 1 Interrupt Enable	
2368h (Channel 1 Destination Select) to 1 (to select 0 Disable	default
the GE Command FIFO). 1 Enable	
17 Channel 1 Destination Select	
0 Frame Buffer	default
Port 2354 – Graphics AGP Chan 1/2 System PitchRW	
31.27 Possarved always reads 0 16 Channel I Enable	
26.16 Ch 2 Systam Mamory Line Offset (in quadwords)	default
15.11 Passarvad always reads 0 I Enable	
10.0 Ch 1 System Memory Line Offset (in quedwords)	lways reads 0
U Channel U Enable	
0 Disable	default
1 Enable	
Port 2358 – Graphics AGP Channel 2 System StartRW	
31-3 Channel 2 System Memory Start Address	
(quadword aligned)	
2-0 Reserved always reads 0	
Port 235C - Graphics AGP Channel 2 FB Start/Pitch .RW	
31-22 Frame Buffer Line Offset (in quadwords)	
21-19 Reservedalways reads 0	
18-0 Frame Buffer Starting Address	
Port 2360 – Graphics AGP Channel 2 FB SizeRW	
31-27 Reservedalways reads 0	
26-16 Ch 2 System Memory Line Offset (in quadwords)	
15-11 Reservedalways reads 0	
10-0 Ch 1 System Memory Line Offset (in quadwords)	



Port 23	6C – G	Graphics AGP Global & Chan 2 ControlRW
		vedalways reads 0
25-24	Sideb	and Address (SBA) Standby Latency Timer
23	High	Priority Command Enable
	0	Disabledefault
	1	Enable
22	Long	Read Command Enable
	0	Disabledefault
	1	Enable
21		m Side Channel 2 Priority
20		m Side Channel 1 Priority
19		m Side Channel 0 Priority
18		ved always reads 0
17		e Buffer Channel 2 Priority
16		e Buffer Channel 1 Priority
15-5	Reser	
4-3		nel 2 Read Operation Select
		Disableddefault
		Read from Frame Buffer to AGP
		Write from AGP to Capture / MPEG / FB
		-reserved-
2		nel 2 Interrupt Enable
	0	Disabledefault
	1	Enable
1-0		nel 2 Write Target Select
		Write to Frame Bufferdefault
	01	Write to Capture / MPEG / FB
	1x	-reserved-

		<u>GP Status</u>	
31-18		- 100	always reads 0
17		nnel 2 Interrupt Status	
	0	No interrupt pending	default
	1	Interrupt Pending	
16		nnel 2 Busy Status	
	0	Idle	default
	1	Busy	
	Rese		always reads 0
9	Char	nnel 1 Interrupt Status	
	0	No interrupt pending	default
	1	Interrupt Pending	
8	Char	nnel 1 Busy Status	
	0	Idle	default
	1	Busy	
7-2	Rese	- 100	always reads 0
1	Char	nnel 0 Interrupt Status	
	0	No interrupt pending	default
	1	Interrupt Pending	
0	Char	nnel 0 Busy Status	
	0	Idle	default
	1	Busy	
<u> </u>			
Graphic	es AG	P Configuration Registers	
Port 238	<u> 80 – G</u>	Graphics AGP Capability Id	lentifier RW
31-0	XX		
Port 238	84 – G	Graphics AGP Status	RW

Port 2388 - Graphics AGP Command.....RW

31-0 xx



Command List Operation

The PLE133 implements an internal block called the "Command List Control Unit" to process command lists. Command list operation is invisible to software. initialization of the Command List Control Unit, software can set registers as if there is no Command List Control Unit. If an engine is idle and there are no pending commands in the command buffer, data will be passed to the corresponding register directly. Otherwise, address and data will be stored into the command buffer to be processed later. When the engine is idle, the Command List Control Unit will fetch commands from the command buffer which is located in video memory and send it to the engine. There are two registers that determine the lower and upper bounds of the command buffer, the Command Buffer Start and Command Buffer End registers. The Command List Control Unit uses the command buffer in a round robin fashion, i.e., the address is wrapped around when it passes the end of the buffer.

Registers in the Setup Engine, Rasterization Engine, Pixel Engine, Memory Interface, and data from the host CPU and the drawing environment can be buffered by the Command List Control Unit. Command List Control registers and VGA extension registers cannot be buffered. Every entry in the command buffer is 64-bit with the lower 32 bits for the register address and the higher 32 bits for register data. In order to optimize memory bandwidth usage, the Command List Control Unit maintains one read and one write FIFO in its interface to memory in order to burst information from the read/write command list.

Port 23B0 - Command Buffer Start AddressRW

31-30 Command List Mode

- 00 Disable Command Bufferdefault
- 01 Enable Command Buffer
- 10 Flush Command Buffer Then Disable (after first completing any commands in the existing command buffer)
- 11 -reserved-

29-24 Reserved always reads 0

23-0 Command Buffer Start Address

Starting address of the command buffer in bytes (quadword aligned). Writing to this register will set the internal buffer start and end pointers to this address.

Port 23B0 -Command Buffer End Address.....RW

31-24 Reserved always reads 0

23-0 Command Buffer End Address

End address of the command buffer in bytes (quadword aligned). This address should be programmed to one more than the address of the last byte of the command buffer.

Capture / ZV Port Registers

Port 22	00 – Captur	e / ZV Port CommandRW
31-28	Reserved	always reads 0
27-24	Address 1	
23-20	Reserved	always reads 0
19-16	Address 0	
15-8	Data 1	
7-0	Data 0	



DVD Registers

Port 22	280 – M	IC Version IDRO
7-0	Versi	ion ID
Port 22	281 – M	IC ControlRW
7	Debu	g Mode
	0	Disabledefault
	1	Enable
6	MC (Completion Interrupt
	0	Disabledefault
	1	Enable
5	VO (Completion Interrupt
	0	Disabledefault
	1	Enable
4	Host	Bus Identification
	0	AGPdefault
	1	PCI
3	Deco	de Overwrite
	0	Enabledefault
	1	Disable
2-1	IDCT	Γ Data Format
	00	-reserveddefault
	01	9 bits
	10	8 bits
	11	16 bits
0	MC I	Mode
	0	Disabledefault
	1	Enable

Port 22	82 – MC Frame Buffer ConfigurationRW
7	Interlaced Display
6	TV Flicker Filter Bypass
	0 Use TV CRTC default
	1 Use VGA CRTC
5	Request Threshold of Display Command Queue
4	Request Threshold of PBF
3	Request Threshold of PFF
2	Hardware SP RL-Decode Disable
	0 Enable default
	1 Disable
1-0	Frame Buffer Configuration
	00 4-frame
	01 3.5-frame
	10 3.5-frame HHR
	11 3-frame



<u>Port 2287-2284 – MC Command QueueRW</u>

31-12 Page Table Address

Port 2285-2284 – MC Status RW 15 Task Pop Out Done Status

14-12 FIFO Status

11	SP C	ommand Pi	esent		1		
	0	SP Command is Absentdefault					
	1	SP Command is Present					
10-9	Vide	Output Display Fields					
	00			default			
	01	Тор					
	10	Bottom					
	11	Both					
8-6	Video	Output Di	splay Buffer		8-		
				default			
	001	F1					
	010	F2					
	011	F3					
	100	H0					
	101	H1					
	110	H2					
	111	-reserved-					
5-4	MC I	Buffer 2			5-		
		Bit-1 = 1	Bit-1 = 0				
	00	H0	top				
	01	H1	bottom				
	10	H2	both				
	11	No Buf 2	n/a				
3-2	MC I	Buffer 1					
		Bit-1 = 1	$\underline{\text{Bit-1}} = 0$				
	00	H0	F0				
	01	H1	F1				
	10	H2	F2				
	11	n/a	F3				
1	MC I	Buffer is Fie			1		
	0			default			
	1	Field					
0	MC (Command i			0		
	0			default			
	1	Enable					

This register changes definition when written with bit-0 = 1. This address then becomes "MC Status" with the definition of the bits matching the following bit definitions until MC-Status bit-0 is cleared by hardware.

11	MC	Decode	Done	Status
----	----	--------	------	--------

10-9	Video	Output D	isplay Fields	
	00	-reserved-		default
	01	Top		
	10	Bottom		
	11	Both		
8-6	Video	Output D	isplay Buffer	i
	000	F0		default
	001	F1		
	010	F2		
	011	10		
		H0		
	101			
		H2		
		-reserved-		
5-4	MC I	Buffer 2		
	0.0	Bit-1 = 1	$\underline{\text{Bit-1}=0}$	
	00	H0	top	
	01	H1	bottom	
	10	H2	both	
2.2	11 MC I	No Buf 2	n/a	
3-2	MC I	Buffer 1	$D:t_{1}=0$	
	00	$\frac{\text{Bit-1} = 1}{\text{H0}}$	$\frac{\text{Bit-1} = 0}{\text{F0}}$	
	01	но Н1	F0 F1	
	10	H2	F1 F2	
	11	n/a	F3	
1		Buffer is Fi	_	
1	0			default
	1	Field		doitait
0	-	Status		
~				

The bit definitions above are valid only when bit-0 is equal to 1. When hardware clears bit-0, bit definitions revert to those defined by the "MC Command Queue" register defined in the left hand column of this page.

1 In Progress

0 Not in progress default



Port 228B-2288 – MC Y-Reference AddressRW 31-20 Reservedalways reads 0 19-0 Y-Reference Start Address (quadword aligned)	Port 22AB-22A8 – Color Palette EntriesRW
Port 228F-228C – MC U-Reference AddressRW 31-20 Reservedalways reads 0 19-0 U-Reference Start Address (quadword aligned)	Port 22B3-22B0 – SP BUF0 Pixel Start Address RW Port 22B7-22B4 – SP BUF1 Pixel Start Address RW
Port 2293-2290 – MC V-Reference AddressRW 31-20 Reservedalways reads 0 19-0 V-Reference Start Address (quadword aligned)	Port 22BB-22B8 – SP BUF0 Command Start Address . RW Port 22BF-22BC – SP BUF1 Command Start Address . RW
Port 2297-2294 – MC Display Y-Address OffsetRW 31-20 Reservedalways reads 0 19-0 Y Address Offset Y address offset (quadword aligned) of first display pixel relative to the first pixel (top left hand corner)	Port 22C1-22C0 – SP Y Display OffsetRW
of the picture. Port 229B-2298 – MC Display U-Address OffsetRW	Port 22D0 – Digital TV Encoder ControlRW Port 22D3-22D1 – Digital TV Encoder CFCRW
31-20 Reserved always reads 0 19-0 U Address Offset U address offset (quadword aligned) of first display pixel relative to the first pixel (top left hand corner) of the picture.	
Port 229F-229C – MC Display V-Address OffsetRW	
31-20 Reserved	
Port 22A0 – MC H Macroblock CountRW 7-0 Number of Horizontal Macroblocks	
Port 22A2 – MC V Macroblock CountRW	
7-0 Number of Vertical Macroblocks	
Port 22A5-22A4 – MC Frame Buffer Y LengthRW 15-0 Number of Pixels in a Y Frame	



VGA Registers

VGA Standard Registers - Introduction

The standard VGA register set consists of five sets of indexed registers plus several individually addressed registers. All VGA registers are addressed at specific I/O port addresses defined by the VGA legacy standard.

The non-indexed registers (also called the "Status / Enable" registers) are:

Input Status Register 0 Read at 3C2

Input Status Register 1 Read at 3BA or 3DA
Miscellaneous Register Read at 3CC, Write at 3C2

Video Subsystem Enable Read/Write at 3C3 Display Adapter Enable Read/Write at 46E8

The indexed register sets each control different functional blocks inside the hardware VGA logic. These register sets are:

Attribute Controller 21 registers (0-14h) at 3C0/1
Sequencer 5 registers (0-4h) at 3C4/5
Graphics Controller 9 registers (0-8h) at 3CE/F
CRT Controller 25 registers (0-18h) at 3x4/5
RAMDAC 256 24-bit registers at 3C7-3C9

Indexed registers typically require two sequential port addresses, the first of which is the index and the second of which is the data. In other words, the index is written to the first port address and then the data corresponding to that indexed register is read from or written to the second port address. The exceptions to this are the Attribute Controller and the RAMDAC. For the Attribute Controller, the index is written at 3C0 as expected. Data reads (but not writes) can be performed from port 3C1 in the standard way. However, generally most data read and all data write operations use the same 3C0 port as used for the index. Data and address are accessed on alternate operations to 3C0 with an internal flag to keep track of where the next operation is to be performed (reads from 3BA or 3DA reset the flag to point at the index The other exception to the 2-port index/data structure is the RAMDAC which uses three port addresses. In this case, there are two locations provided for the index, 3C7 and 3C8, with the data at 3C9. There is actually only one index register, but automatic pre / post incrementation is performed differently depending on whether the index is written at the "Read" address (3C7) or the "Write" address (3C8). The current index value may be read at 3C8. Refer to the RAMDAC register group for further explanation of the operation of the index registers and sequential access to the three data bytes of each indexed data location.

The number of registers listed above for each indexed register group is the number of registers defined by the VGA standard. The operation of these "base" registers will always be exactly the same from one vendor's implementation of the VGA to another. Typically, however, there are additional non-standard / extended functions implemented in higher numbered index values. That is the case for this chip as well,

where extended functions are provided in all indexed register groups except the Attribute Controller (due to the unusual nature of Attribute Controller indexing using a single I/O port which makes access to this register group more cumbersome). This document will detail the functions of all the standard VGA registers first. All extended functions will then be separately documented in following sections.

Regarding notation used in this document, indexed registers (including extended registers) may be referenced using a 2-letter mnemonic from the following table followed by the index number:

Attribute Controller AR
Graphics Controller GR
CRT Controller CR
Sequencer SR

For example, index register 26h of the 3CE / 3CFh indexed register group could also be referred to as GR26. Bit-7 if this register, using this notation, would be GR26[7].

Register groups, for the most part, are included in this document in order by I/O port address. Some registers are included out of order with other registers in the same functional block. Refer to the table of contents and the register summary tables at the beginning of the register section of this document for further information and help in finding descriptive information for a specific register.

For standard VGA registers, primarily only the bit definitions are provided here. Since the operation of these bits was standardized long ago, full explanation of the operation of these bits is not provided in this document. Detailed explanation of these bits is provided by many fine indiustry publications (check your local computer book store or the internet for further information).



Attribute Controller Registers (AR)

For this indexed register group, the index is accessed at 3C0 as expected. However, although data operations can be performed using port 3C1 in the standard way, data is generally accessed at 3C0 as well. In other words, data and address are accessed on alternate operations to 3C0 with an internal flag to keep track of where the next operation is to be performed. The state of the internal flag may be read back in the extended registers (see CR24). To set the internal flag to select the index (i.e., to set the flag so that the next access to port 3C0h points to the index register), read port 3BAh or 3DAh (depending on the state of the color / mono bit in the Miscellaneous Output Register at 3C2[0]). Controller register data may be read at 3C1 (the internal flag is not toggled) but must be written at 3C0.

Port 30	CO – VGA Attribute Controller IndexRW
7-6	Reserved always reads 0
5	Palette Address Source
4-0	Attribute Controller Index
	Only the lower 5 bits are implemented to allow
	access to Attribute Controller registers 0-14h.
Port 30	CO/3C1 Index 0-F – Attr Ctrlr Color PaletteRW
7-6	Reserved always reads 0
5-0	Color Value
Port 3C	CO/3C1 Index 10 – Attr Ctrlr Mode ControlRW
7	P5 / P4 Select
6	Pixel Width
5	Pixel Panning Compatibility
4	Reserved always reads 0
3	Select Background Intensity or Enable Blink
2	Enable Line Graphics Character Mode
1	Display Type
0	Graphics / Text Mode
Port 30	C0/3C1 Index 11 – Attr Ctrlr Overscan ColorRW
7-0	Overscan Color
Port 30	CO/3C1 Index 12 – Attr Ctrlr Color Plane EnaRW
7-6	Reserved always reads 0
5-4	
3-0	Color Plane Enable for Color Planes 3-0
Port 30	C0/3C1 Index 13 – Attr Ctrlr H Pixel PanningRW
7-4	Reserved always reads 0
3-0	Horizontal Pixel Pan
Port 30	CO/3C1 Index 14 – Attr Ctrlr Color SelectRW

..... always reads 0

VGA Status / Enable Registers

Port 30	C2 – VGA Input Status 0RO
7	Vertical Retrace Interrupt Pending
6-5	Reserved always reads 0
4	Switch Sense
3-0	Reserved always reads 0
Port 3x	A – VGA Input Status 1RO
This re	gister is accessible at either 3BA or 3DA (shorthand
notation	a 3xA) depending on the setting of Miscellaneous
Output	Register at 3C2[0].
7-6	Reserved always reads 0
5-4	Diagnostic
3	Vertical Retrace
2-1	Reserved always reads 0
0	Display Enable (Inverted)

Por 0

Por

	CC - VGA Miscellaneous Output Register (Read)RO
7	Vertical Sync Polarity
6	Horizontal Sync Polarity
5	Page Bit for Odd / Even
4	Reservedalways reads 0
3-2	Clock Select
1	Enable RAM
0	I/O Address Select
	0 CRTC registers at 3Bx, Input Status 1 at 3BA
	1 CRTC registers at 3Dx, Input Status 1 at 3DA

Port 30	C3 – VGA Video Subsystem EnableRW
7-1	Reservedalways reads 0
0	Video Subsystem Enable
Port 46	SE8h – VGA Display Adapter EnableRW
Port 46	SE8h – VGA Display Adapter EnableRW Reservedalways reads 0

Reserved

Color Select Bits 7-4

3-0



VGA Sequencer Registers (SR)

Port 3C4 – VGA Sequencer Index.....RW Port 3C6 - VGA RAMDAC Pixel Mask.....RW 7-0 Sequencer Index 7-0 Palette Address Mask Only the lower 3 bits are implemented in a standard VGA to point to Sequencer registers 0-4. However, all 8 bits are implemented here to allow for extended Port 3C6 - VGA RAMDAC Command.....RW registers up to index FF. This register is a non-standard VGA register ("extension Port 3C5 Index 0 – Sequencer Reset.....RW register") located at the same port address as the VGA RAMDAC Pixel Mask register. In order to maintain **7-2 Reserved**always reads 0 compatibility with standard VGA operations, access to this **Synchronous Reset** 1 0 register is restricted: access is enabled by performing four **Asynchronous Reset** successive accesses to the Pixel Mask register at 3C6 (i.e., Port 3C5 Index 1 – Sequencer Clocking Mode.....RW read 3C6 four times). Reserved always reads 0 **Color Mode Select** 5 Screen Off 0000 Pseudo-Color Mode......default 4 Shift 4 0001 Hi-Color Mode (15-bit direct interface) 3 **Dot Clock** 0010 Muxed Pseudo-Color Mode (16-bit pixel bus) **Shift Load** 0011 XGA Color Mode (16-bit direct interface) Reservedalways reads 0 1 01xx -reserved-0 8/9 Dot Clocks 10xx -reserved-1100 -reserved-Port 3C5 Index 2 – Sequencer Map MaskRW 1101 True Color Mode (24-bit direct interface) **Reserved** always reads 0 111x -reserved-3 Enable Map 3 3 Reservedalways reads 0 2 Enable Map 2 2 DAC Disable 1 Enable Map 1 0 DAC On (if SR20[0] = 1).....default 0 Enable Map 0 1 DAC Off Reserved always reads 0 Port 3C5 Index 3 – Sequencer Character Map Select....RW **RAMDAC Enable Reserved** always reads 0 0 Disable (Bypass) RAMDAC default **Character Map Select A** 5 1 Enable RAMDAC **Character Map Select B** 4 3-2 Character Map Select A 1-0 Character Map Select B Port 3C7 – VGA RAMDAC Read IndexWO Port 3C5 Index 4 - Sequencer Memory Mode.....RW **Reserved** always reads 0 7-4 Port 3C8 – VGA RAMDAC Write Index WO 3 Chain 4 2 Odd / Even Port 3C8 – VGA RAMDAC Index Readback.....RO 1 **Extended Memory** 7-0 RAMDAC Indexalways reads 0

Port 3C9 Index 0-FF – RAMDAC Color Palette RW

7-0 RAMDAC Color Data

VGA RAMDAC Registers

There are 768 data entries in the palette consisting of 256 three-byte entries. R, G, and B 8-bit values are accessed on successive operations to this port with the index autoincremented after every 3 accesses. Refer to a VGA programmers guide for further information.



VGA Graphics Controller Registers (GR)

Port 30	CE – VGA Graphics Controller IndexRW		
7	Reserved always reads 0		
6-0	Graphics Controller Index		
	Only the lower 4 bits are implemented in a standard		
	VGA to allow access to Graphics Controller registers 0-8. However, 7 bits are implemented here to allow for extended registers up to index 7F.		
Port 30	CF Index 0 – Graphics Controller Set / ResetRW		
7-4	Reserved always reads 0		
3-0	Set / Reset Planes 3-0		
Port 30	CF Index 1 – Graphics Controller Set / Reset EnaRW		
7-4	Reserved always reads 0		
3-0	Enable Set / Reset Planes 3-0		
Port 30	CF Index 2 – Graphics Controller Color CompareRW		
7-4	Reserved always reads 0		
3-0	Color Compare Planes 3-0		
Port 30	CF Index 3 – Graphics Controller Data RotateRW		
7-4	Reserved always reads 0		
3	Function Select		
2-0	Rotate Count		
Port 30	CF Index 4 – Graphics Ctrlr Read Map SelectRW		
7-2	Reserved always reads 0		
1-0	Map Select		

Port 30	CF Index 5 – Graphics Contr	oller Mode RW
7	Reserved	always reads 0
6	256 Color Mode	default = 0
5	Shift Register	default = 0
4	Odd / Even	default = 0
3	Read Mode	\dots default = 0
2	Reserved	always reads 0
1-0	Write Mode	\dots default = 0
Port 30	CF Index 6 – Graphics Contr	oller Miscellaneous RW
7-4	Reserved	always reads 0
3-2	Memory Map	
1	Chain Odd Maps to Even	
0	Graphics Mode	
Port 30	CF Index 7 – Graphics Ctrlr	
7-4	Reserved	always reads 0
3-0	Color Don't Care Planes 3-	0
Port 30	CF Index 8 – Graphics Contr Bit Mask	oller Bit Mask RW
7-0	Dit Hitti	



		Port 3	x5 Index A - VGA CRTC - Cursor Start RW
	RT Controller Registers (CR)	7-6	Reservedalways reads 0
	registers are accessible at either 3B4 / 3B5 or 3D4 /	5	Cursor On/Offdefault = 0
	forthand notation $3x4 / 3x5$) depending on the setting	4-0	Cursor Row Scan Startdefault = 0
of Misc	ellaneous Output Register 3C2 bit-0	D 43	ZI I D VCA CDTC C E I DW
D 42	A MCA CDE C. A. H. A. L. DW.		x5 Index B – VGA CRTC – Cursor EndRW
Port 3x	4 – VGA CRT Controller IndexRW	7	Reservedalways reads 0
7-0	0-1-0 0 0-10-0	6-5	Cursor Skewdefault = 0
	Only the lower 5 bits are implemented in a standard	4-0	Cursor Row Scan Enddefault = 0
	VGA to allow access to CRTC registers 0-18h.	Port 3	x5 Index C / D – VGA CRTC Start Addr Hi/Lo . RW
	However, all 8 bits are implemented here to allow for	101102	default = 0
	extended registers up to index FF.		derauit – 0
Port 3x	5 Index 0 – VGA CRTC – H TotalRW	Port 3	x5 Index E / F – VGA CRTC Cursor Loc Hi/Lo. RW
7-0	Horizontal Total default = 0		$\dots default = 0$
D 4 2	FILL-1 VCA CDTC HD'LEEI DW	Port 3	x5 Index 10 – VGA CRTC – V Retrace Start RW
	5 Index 1 – VGA CRTC – H Display Ena EndRW		Vertical Retrace Pulse Start default = 0
7-0	Horizontal Display Enable End default = 0	7-0	vertical Retrace Fulse Start
Port 3x	5 Index 2 – VGA CRTC – H Blank StartRW	Port 32	x5 Index 11 – VGA CRTC – V Retrace End RW
7-0	Horizontal Blanking Startdefault = 0	7	CR0-7 Write Protect default = 0
		6	Reserved always reads 0
Port 3x	5 Index 3 – VGA CRTC – H Blank EndRW	5	Vertical Interrupt Enabledefault = 0
7	Reserved always reads 0	4	Vertical Interrupt Clear default = 0
6-5	Display Enable Skew default = 0	3-0	Vertical Retrace Pulse Enddefault = 0
4-0	Horizontal Blanking End default = 0	Port 3	x5 Index 12 – VGA CRTC – V Display Ena End RW
Port 3v	5 Index 4 – VGA CRTC – H Retrace StartRW		Vertical Display Enable Enddefault = 0
	Horizontal Retrace Pulse Start default = 0FFh	7-0	vertical Display Enable End delault 0
7-0	norizontal Retrace Pulse Start default – OFFII	Port 3	x5 Index 13 – VGA CRTC – Offset RW
Port 3x	5 Index 5 - VGA CRTC - H Retrace EndRW	7-0	Display Screen Logical Line Width default = 0
7	Horizontal Blanking End default = 0	Port 3	x5 Index 14 – VGA CRTC – Underline Location RW
6-5	Horizontal Retrace Delay default = 0		Reservedalways reads 0
4-0	Horizontal Retrace Pulse End default = 0	7 6	Double Word Mode default = 0
Dont 2v	5 Index 6 VCA CDTC V Total DW	5	Count By 4
	5 Index 6 – VGA CRTC – V TotalRW Vertical Totaldefault = 0	4-0	Underline Location default = 0
/-0	vertical lotal default = 0		
Port 3x	5 Index 7 - VGA CRTC - OverflowRW		x5 Index 15 – VGA CRTC – V Blank Start RW
7	Vertical Retrace Start Bit-9 default = 0	7-0	Vertical Blanking Startdefault = 0
6	Vertical Display Enable End Bit-9 default = 0	Dout 2	v5 Index 16 VCA CDTC V Dlank End DW
5	Vertical Total Bit-9 default = 0		x5 Index 16 – VGA CRTC – V Blank End
4	Line Compare Bit-8 default = 0	7-0	Vertical Blanking Enddefault = 0
3	Vertical Blank Start Bit-8 default = 0	Port 3	x5 Index 17 – VGA CRTC – Mode Control RW
2	Vertical Retrace Start Bit-8 default = 0	7	Hardware Rese default = 0
1	Vertical Display Enable End Bit-8 default = 0	6	Word / Byte Mode default = 0
0	Vertical Total Bit-8 default = 0	5	Address Wrap default = 0
Dan4 2-	5 Indon 9 VCA CDTC Dueset Dam Same DW	4	VSYNC Update Select (VGA Extended Capability)
	5 Index 8 - VGA CRTC - Preset Row ScanRW	•	0 Base may only be updated during Vsync def
7	Reserved always reads 0		1 Base address may be updated during <u>Hsync</u>
6-5	Byte Panning default = 0	3	Count By 2
4-0	Preset Row Scan default = 0	2	Horizzontal Retrace Selectdefault = 0
Port 3x	5 Index 9 – VGA CRTC – Max Scan LineRW	1	Select Row Scan Counterdefault = 0
7	200 to 400 Line Conversion default = 0	0	Compatibility Mode Supportdefault = 0
6	Line Compare Bit-9 default = 0		
5	Vertical Blank Start Bit-9 default = 0		x5 Index 18 – VGA CRTC – Line Compare RW
4-0	Maximum Scan Line default = 0	7-0	Line Compare default = 0



VGA Extended Registers

VGA Extended Registers - Non-Indexed I/O Ports

$\begin{tabular}{c|cccc} \hline Port 3D8-Alternate Destination Segment Addr......RW \\ \hline 7 & Reserved &always reads 0 \\ \hline 6-0 & Alternative Destination Segment Address . def = 00 \\ Read / write of this register is enabled by GRF[2]. \\ \hline This register becomes active when GR6[3-2] are not 00. \\ \hline \end{tabular}$

Port 3D9 - Alternate Source Segment Address.....RW

Port 3x	<u>B – Alternate Clock Select</u>	<u> RW</u>
3xB no	tation indicates that this register is access	sible at either
3BB or	3DB depending on the setting of the color	r / mono bit.
7-5	New Mode Control Register Bits 3-1	def = 00
	These bits have the same function as SR	D[3-1]
4-2	Reservedal	lways reads 0
1.0	Video Clock Select	daf = 00



VGA Extended Registers – Sequencer Indexed

7	Old / New Status (see SRB, SRC, SRD, SRE, GRE)
	0 Olddefault
	1 New
6	Interlace Scan Field
	0 Odddefault
	1 Even
5	Reservedalways reads 0
4	Command FIFO Empty
	0 Emptydefault
	1 Not Empty
3-0	Reserved always reads 0
D0 4	Crophics Controller Version PO
	Graphics Controller Version RO
7-0	Version Number always reads 58h
DD .	Version / Old-New Mode ControlRW
7-0	
	e to this register will change the Old / New Mode
	registers (SRD, SRE, and GRE) to the "old"
	on. A read from this register will change the Old
ew M	ada Cantual na aistana ta tha "marry" da Emitian
RC –	Configuration Port 1RW to this register is enabled by SRE_Old[5] = 1 ("Select pration Port 1") and writes are enabled by SRE_New[7]
RC – .ccess onfigu 1 ("C	Configuration Port 1
RC – ccess configu 1 ("C 7	Configuration Port 1RW to this register is enabled by SRE_Old[5] = 1 ("Select aration Port 1") and writes are enabled by SRE_New[7] on figuration Port Write Enable"). Reserved
RC – .ccess onfigu 1 ("C	Configuration Port 1
RC – ccess onfigu 1 ("C 7	Configuration Port 1
RC – ccess onfigu 1 ("C 7	Configuration Port 1
RC – ccess onfigu 1 ("C 7	Configuration Port 1
RC – ccess onfigu 1 ("C 7	Configuration Port 1
RC – ccess onfigu 1 ("C 7	Configuration Port 1
RC – ccess onfigu 1 ("C 7	Configuration Port 1
RC – ccess onfigu 1 ("C 7	Configuration Port 1
RC – ccess onfigured ("C 7 6	Configuration Port 1
RC – ccess onfigured for the configuration of the c	Configuration Port 1
RC – ccess onfigured ("C 7 6	Configuration Port 1
RC – Access Configure 1 ("C 7 6	Configuration Port 1
RC – .ccess onfigurent of the configuration of the	Configuration Port 1
RC – ccess onfigured for the configuration of the c	Configuration Port 1
RC – .ccess onfigurent of the configuration of the	Configuration Port 1
RC – .ccess on figure 1 ("C 7 6 5 4 3	Configuration Port 1
RC – Access configuration of the configuration of t	Configuration Port 1
RC – Access configuration of the configuration of t	Configuration Port 1

SRD –	Mode Control	2 (Old)RW
7-6	Reserved	always reads 0
5	Reserved	always reads 1
4	Reserved	always reads 0
3	CPU Bandw	idth Select
		ıldefault
		nterrupted CPU access during VBLANK
2-0	Reserved	always reads 0
SRD –	Mode Control	2 (New)RW
7-4	Display FIF	O Memory Request Threshold Ctrl
	0000 Empty	0 level
		4 leveldefault
	0010 Empty	
	0011 Empty	
	0100 Empty	
	0101 Empty	
	0110 Empty	
	0111 Empty	
	1000 Empty	
	1001 Empty	
	1010 Empty	
	1011 Empty	
	1100 Empty	
	1101 Empty	
	1110 Empty	
3	1111 Empty Reserved	always reads 0
2-1	Video Clock	
2-1		by 1default
	00 Divide	
	10 Divide	
	11 Divide	•
0		always reads 0



<u>SRE – </u>	Mode Control 1 (Old)RW	SRF -	Power-up Mode 2
7	Reservedalways reads 1	This re	gister is write protected by SRE_New[7]
6	IRQ Polarity Select	7	Reserved
	0 Active Highdefault	6	BIOS Control
	1 Active Low		0 Disabled
5	Configuration Port (SR0C) Select		1 Enabled
-	0 Select Port 2	5	Palette Mode
	1 Select Port 1default	C	0 Master Abort Mode
4	Reservedalways reads 0		1 Intel Retry Mode
3	Memory BusRO	4	Linear / Bank Addressing Control
3	0 8-bit	•	0 Linear Only
	1 16-bitalways reads 1		1 Linear / Bank
2-1	256K Bank Select	3-0	Reserved for BIOS
2-1	00 Bank 0default	3-0	Reserved for DIOS
	01 Bank 1		
	10 Bank 2		
	10 Bank 2 11 Bank 3	<u>SR10 -</u>	- VESA™ Big BIOS Control
		7	Extended VESATM Big BIOS Enable
	Note: an inverted value will be written to bit-1		0 Disabled
	These bits (and 3C2[5]) are write enabled when		1 Enabled
	GR06[3-2] = 00. $3C2[5]$ is used as a page select to	6-5	Video Address Select
	select one of the two 64KB pages.		00 A0000-A7FFF
0	RAMDAC Pixel Clock Invert		01 -reserved-
	0 Normaldefault		10 B0000-B7FFF
	1 Invert pixel clock to RAMDAC		11 B8000-BFFFF
			These bits are decoded from GR6[3-2]
		4-1	Reserved
SRF_	Mode Control 1 (New)RW	0	Page Select
	Configuration Port Write Enable default = 0	v	0 Select the original C0000-C7FF
7			1 Select extended access defined l
	0 Write Protect	Rit-0 o	f this register is write protected by SRE_
	1 Write Enable	Dit 0 0	Tuns register is write protected by SICE_
	Ports effected: SRC, SRF, CR28-2A, SRE_New[6-4]		
	(this register), and SR10[0]		
6	CPU Bandwidth Select for Text Mode	<u>SR11 -</u>	- Protection
	0 132-Column Text	7-0	Register Protection Enable
	1 Other Textdefault		87 Unprotect all extended register
5-0	64K Bank Select default = 0		which may still be protected by
	Bit-1 should be inverted when performing writes		92 Unprotect all extended registe
	These bits are enabled when GR06[3-2] are written		of SRE New[7]
	with any value other than 00.		If any value other than the ones 1
			programmed into this register, all ext
			1111

SRF -	Power-	up Mode 2 RW			
This register is write protected by SRE_New[7].					
7	Reser	vedalways reads 1			
6	BIOS	Control			
	0	Disableddefault			
	1	Enabled			
5	Palet	te Mode			
	0	Master Abort Mode			
	1	Intel Retry Modedefault			
4		r / Bank Addressing Control			
	0	Linear Only			
	1	Linear / Bank default			
3-0	Reser	ved for BIOSdefault = 1111			
SR10 -	- VESA	TM Big BIOS ControlRW			
7	Exter	nded VESA™ Big BIOS Enable			
	0	Disableddefault			
	1	Enabled			
6-5		Address SelectRO			
	00	A0000-A7FFF default			
		-reserved-			
	10	B0000-B7FFF			
		B8000-BFFFF			
		e bits are decoded from GR6[3-2]			
4-1	Reser	vedalways reads 0			
0	Page	Select			
	0	~			
	1	Select extended access defined by bits 6-5			
Bit-0 c	of this re	gister is write protected by SRE_New[7].			
SR11 -	– Protec	etionRW			

..... RW \dots default = 00 ers except those y SRE_New[7]

ters independent

listed above is xtended registers will be write protected.

SR12 – ThresholdRW

- **Queue Threshold Playback and Capture**.....def = 2 Threshold of the display queue when both playback and capture are enabled (for definition see SRD.new).
- **Queue Threshold Playback or Capture......** def = 1 Threshold of the display queue when either playback or capture are enabled (for definition see SRD.new)

The old threshold is used when neither playback nor capture is enabled. All three thresholds cannot be set to 0. Other definitions are the same as the original.



Graphics Clock Synthesizer Control

SR18 – VCLK1 Frequency Control 0	.RW
7-0 VCLK1 Frequency Generator Numerator	lef=(
SR19 - VCLK1 Frequency Control 1	.RW
7-6 VCLK1 Frequency Generator K-Factor	def=(
5-0 VCLK1 Frequency Generator Denominator of	lef=(
SR1A – VCLK2 Frequency Control 0	.RW
7-0 VCLK2 Frequency Generator Numerator	def=(
SR1B - VCLK2 Frequency Control 1	.RV
7-6 VCLK2 Frequency Generator K-Factor	def=(
5-0 VCLK2 Frequency Generator Denominator of	

SR20 -	- Clock Synthesizer / RAMDAC Setup RW
7	Reservedalways reads 0
6	Multiplex Mode Sync Mechanism
	0 Normal Mode default
	1 Enable synchronization in multiplexed mode
	for high VCLK tracking
5	Simultaneous VAFC and Playback
	0 Simultaneous VAFC / playback display default
	1 Playback only
4	VAFC and Playback Display Overlay
	0 VAFC is on topdefault
	1 Playback is on top
3	DAC Test Mode
	0 Disable default
	1 Enable
2	Video Mode
	0 Disable default
	1 Enable
1-0	Video Mode Select
	x0 5-5-5 Hi-colordefault = 0
	x1 5-6-5 XGA-color
	0x Video Playback, True-color
	1x Video Playback, 256-color

Table 8. Graphics Clock Frequencies – 14.31818 MHz Reference

Denominator	Numerator				Actual	Expected	Frequency
Value	Value	N	M	K	Frequency	Frequency	Error %
88	3E	62	8	2	25.057	25.175	-0.0047
89	4F	79	9	2	28.311	28.322	-0.0004
88	5D	93	8	2	36.153	36.000	0.0043
83	30	48	3	2	40.091	40.000	0.0023
85	4A	74	5	2	41.932	42.000	-0.0016
84	42	66	4	2	44.148	44.000	0.0034
84	43	67	4	2	44.744	44.900	-0.0035
84	48	72	4	2	47.727	48.000	-0.0057
43	1B	27	3	1	50.114	50.350	-0.0047
46	33	51	6	1	52.798	52.800	0.0000
42	18	24	2	1	57.273	57.270	0.0000
43	21	33	3	1	58.705	58.800	-0.0016
43	23	35	3	1	61.568	61.600	-0.0005
4A	63	99	10	1	63.835	64.000	-0.0026
48	53	83	8	1	65.148	65.000	0.0023
46	43	67	6	1	67.116	67.200	-0.0012
44	33	51	4	1	70.398	70.400	0.0000
44	34	52	4	1	71.591	72.000	-0.0057
42	22	34	2	1	75.170	75.000	0.0023
44	39	57	4	1	77.557	77.000	0.0072
44	3B	59	4	1	79.943	80.000	-0.0007
44	42	66	4	1	88.295	88.000	0.0034
44	44	68	4	1	90.682	90.000	0.0076
44	4A	74	4	1	97.841	98.000	-0.0016
04	22	34	4	0	100.227	100.000	0.0023
07	3C	60	7	0	108.182	108.000	0.0017
02	19	25	2	0	118.125	118.000	0.0011
03	22	34	3	0	120.273	120.000	0.0023
05	3A	58	5	0	135.000	135.000	0.0000
05	4B	75	5	0	169.773	170.000	-0.0013
05	5A	90	5	0	200.455	200.000	0.0023

The clock frequency can be derived by multiplying the reference frequency times $(N+8) / [(M+2) \times 2^{K}]$



<u>Graphi</u>	cs Signature Analyzer Registers	<u>Graph</u>	ics Connector Control Registers
SR21 -	Signature ControlRW	SR25 -	- Monitor Sense RO
7	Signature Generator Enable	7-3	Reservedalways reads 0
•	0 Disable (readback 0 indicates done)default	2-0	Monitor Sense Result: [red, green, blue]
	1 Enable (readback 1 indicates busy)		
6	Signature Source Select	<u>SR37 –</u>	- Video Key Mode RW
	0 TV / CRTdefault	7	Feature Connector Input Clock Polarity
	1 LCD		0 Normal default
5-0	Bit Select default = 0		1 Inverted
CD22.1	2 Signatura Data	6	Signal Output (AFC Processing)
	2 - Signature DataRO		0 Signal output is sent before AFC processingdef
15-0	Signature Data	- 4	1 Signal output is sent after AFC processing
		5-4	Feature Connector Input Pixel Clock Tuning
			00 0 ns default
Graphi	cs Power Management Control Registers		01 4 ns 10 8 ns
<u>OI WOIL</u>	TO TO THE PROPERTY OF THE PROP		11 12 ns delay of pixel clock with respect to data
<u>SR24 – </u>	Power Management ControlRW	3-0	Overlay Key Type
7	RAMDAC Clock During RAMDAC Powerdown	3-0	0000 VGA Port Onlydefault
	0 14.318 MHzdefault		0001 Color Key & Video Key
	1 14.31818 MHz divided by 2		0010 Color Key & not Video Key
6	Enable VCLK2 VCO Directly		0011 Color Key
	(without warmup sequence)		0100 Not Color Key & Video Key
	0 Enable		0101 Video Key
	1 Don't Enabledefault		0110 Color Key XOR Video Key
5-4	Clock Input Divisor		0111 Color Key Video Key
	Divisor for 14.318 MHz clock input to MCLK to		1000 Not Color Key & Not Video Key
	drive DRAM refresh cycles in power managed		1001 Color Key XNOR Video Key
	modes. 00 1default		1010 Not Video Key
	00 1default 01 2		1011 Color Key Not Video Key
	10 4		1100 Not Color Key
	11 8		1101 Not Color Key Video Key
3	Power Management Slow MCLK		1110 Not Color Key Not Video Key
3	0 Use divided MCLK during standby &		1111 Video Port Only
	suspend	SR38_	- Advanced Feature Connector (AFC) Control RW
	1 Use MCLK during standby & suspend def	7	Reserved always reads 0
2	Enable MCLK VCO Directly	6	DCLK Rate (set after other bits for syncronization)
	(without warmup sequence)	U	0 PCLK
	0 Enable		1 PCLK / 2
	1 Don't Enabledefault	5	DCLK Phase Select (if bit-6 = 1)
1	Enable MCLK VCO Directly	C	0 180 degree phase shift default
	(without warmup sequence)		1 In phase
	0 Enable	4	DCLK Output Polarity
	1 Don't Enabledefault		0 Normal when bit- $6 = 0$ default
0	DAC Power		1 Inverted
	0 Offdefault	3	VCLK Input Polarity
	1 On		0 Normal default
			1 Inverted
		2-1	Reservedalways reads 0
		0	Pixel Data Bus Output Enable Control
			0 Disable Output Drive
			1 Disable drive only when EVIDEO# is low



Graphics Playback Control Registers SR52-50 - Playback Color Key Data.....RW 23-16 Playback Color Key for True Color Mode 15-8 Playback Color Key for High Color Mode 7-0 Playback Color Key for 256 Color Mode SR56-54 - Playback Color Key MaskRW 23-16 Playback Color Key Mask for True Color Mode 15-8 Playback Color Key Mask for High Color Mode 7-0 Playback Color Key Mask for 256 Color Mode SR57 - Playback Video Key Mode FunctionRW **Overlay Key Type** Defines all 256 defferent types of mixing among VGA Color Key, Playback Window Key, and Video Chroma Key (very similar to ROP3 code). Below are some common combinations: 00 VGA Port Only F0 Color Key Only CC Playback Key Only AA Chromakey Only 88 Playback Key & Chromakey C0 Colorkey & Playback Key 80 Colorkey & Playback key & Chromakey FF Video Port Only **Graphics BIOS Scratch Pad Registers** SR5A – Scratch Pad 0.....RW <u>SR5B – Scratch Pad 1RW</u> <u>SR5C – Scratch Pad 2.....RW</u>

SR5D – Scratch Pad 3.....RW

SR5E – Scratch Pad 4.....RW

SR5F – Scratch Pad 5RW

Graphics Second Playback Control Registers

SR62-6	0 – 2 nd Playback Color Key Data RW
23-16	Playback Color Key for True Color Mode
15-8	Playback Color Key for High Color Mode
7-0	Playback Color Key for 256 Color Mode
SR66-6	4 – 2 nd Playback Color Key Mask RW
23-16	Playback Color Key Mask for True Color Mode
15-8	Playback Color Key Mask for High Color Mode
7-0	Playback Color Key Mask for 256 Color Mode



Graphics Video Display Registers

	Reserved always reads 0	15	W2 Vertical Minify / Zoom Select
19-0	W1 U-Plane FB Start Address		0 Zoomdefault
	When operating in planar mode, this field defines the		1 Minify
	frame buffer starting address for the U-plane for the	14	W2 Vertical Filtering
	first live video window		0 Offdefault
			1 On
	3 – Window 1 V-Plane FB Start AddressRW		7. (1.4.1/02/15.4)
23-20	Reserved always reads 0	12.0	Zoom Selected (Bit-15 = 0)
19-0	W1 V-Plane FB Start Address	13-0	W2 Vertical Zoom Factor
	When operating in planar mode, this field defines the		Same format as for the first live video window as
	frame buffer starting address for the V-plane for the		defined in CR82 and CR83
	first live video window		Minify Selected (Bit-15 = 1)
		13-10	Reserved
		9-0	W2 Vertical Minify Factor
19-0	Window 2 Frame Buffer Start Address Frame buffer starting address for the second live video window (packed YUV format only)	31-28	Reservedalways reads (
19-0		31-28 27-16 15-12	Reservedalways reads 0 W2 Vertical Starting Point
	Frame buffer starting address for the second live	31-28 27-16 15-12	Reserved always reads 0 W2 Vertical Starting Point Reserved always reads 0
	Frame buffer starting address for the second live video window (packed YUV format only)	31-28 27-16 15-12	Reserved always reads 0 W2 Vertical Starting Point Reserved always reads 0
SR8A-8	Frame buffer starting address for the second live video window (packed YUV format only) 89 – Window 2 Horizontal Scaling FactorRW W2 Horizontal Minify / Zoom Select 0 Zoomdefault	31-28 27-16 15-12 11-0	Reserved always reads 0 W2 Vertical Starting Point Reserved always reads 0 W2 Horizontal Starting Point
SR8A-8	Frame buffer starting address for the second live video window (packed YUV format only) 89 – Window 2 Horizontal Scaling Factor	31-28 27-16 15-12 11-0 SR94-9	Reserved always reads 0 W2 Vertical Starting Point Reserved always reads 0 W2 Horizontal Starting Point
SR8A-8	Frame buffer starting address for the second live video window (packed YUV format only) 89 – Window 2 Horizontal Scaling Factor	31-28 27-16 15-12 11-0 SR94-9 31-30	Reserved always reads 0 W2 Vertical Starting Point Reserved always reads 0 W2 Horizontal Starting Point 1 - Window 2 Live Video End
<u>SR8A-</u> 8 15	Frame buffer starting address for the second live video window (packed YUV format only) 89 – Window 2 Horizontal Scaling Factor	31-28 27-16 15-12 11-0 SR94-9 31-30 29-28	Reservedalways reads 0 W2 Horizontal Starting Point 1 – Window 2 Live Video EndRW
<u>SR8A-</u> 15	Frame buffer starting address for the second live video window (packed YUV format only) 89 – Window 2 Horizontal Scaling FactorRW W2 Horizontal Minify / Zoom Select 0 Zoomdefault 1 Minify Zoom Selected (Bit-15 = 0) Reserved	31-28 27-16 15-12 11-0 SR94-9 31-30 29-28 27-16	Reserved always reads 0 W2 Vertical Starting Point Reserved always reads 0 W2 Horizontal Starting Point 11 — Window 2 Live Video End
<u>SR8A-</u> 15	Frame buffer starting address for the second live video window (packed YUV format only) 89 – Window 2 Horizontal Scaling FactorRW W2 Horizontal Minify / Zoom Select 0 Zoomdefault 1 Minify Zoom Selected (Bit-15 = 0) Reserved W2 Horizontal Zoom Factor	31-28 27-16 15-12 11-0 SR94-9 31-30 29-28 27-16 15-12	Reserved always reads 0 W2 Vertical Starting Point Reserved always reads 0 W2 Horizontal Starting Point 1 - Window 2 Live Video End
<u>SR8A-</u> 15	Frame buffer starting address for the second live video window (packed YUV format only) 89 – Window 2 Horizontal Scaling FactorRW W2 Horizontal Minify / Zoom Select 0 Zoomdefault 1 Minify Zoom Selected (Bit-15 = 0) Reserved	31-28 27-16 15-12 11-0 SR94-9 31-30 29-28 27-16 15-12 11-0	Reserved always reads (W2 Vertical Starting Point Reserved always reads (W2 Horizontal Starting Point 1 - Window 2 Live Video End RW W2 Line Buffer Level Bits 8-7 (see SR95) Reserved always reads (W2 Vertical Ending Point Reserved always reads (M2 Vertical Ending Point Reserved always reads (M3 Vertical Ending Point)
8R8A-8 15	Frame buffer starting address for the second live video window (packed YUV format only) 89 – Window 2 Horizontal Scaling FactorRW W2 Horizontal Minify / Zoom Select 0 Zoomdefault 1 Minify Zoom Selected (Bit-15 = 0) Reserved W2 Horizontal Zoom Factor Same format as for the first live video window as defined in CR80 and CR81	31-28 27-16 15-12 11-0 SR94-9 31-30 29-28 27-16 15-12 11-0	Reserved always reads (W2 Vertical Starting Point Reserved always reads (W2 Horizontal Starting Point 1 - Window 2 Live Video End RW W2 Line Buffer Level Bits 8-7 (see SR95) Reserved always reads (W2 Vertical Ending Point Reserved always reads (W2 Horizontal Ending Point W2 Horizontal Ending Point Window 2 Live Video Line Buffer Level RW
SR8A-5 15 14 13-0	Frame buffer starting address for the second live video window (packed YUV format only) 89 – Window 2 Horizontal Scaling FactorRW W2 Horizontal Minify / Zoom Select 0 Zoomdefault 1 Minify Zoom Selected (Bit-15 = 0) Reserved W2 Horizontal Zoom Factor Same format as for the first live video window as	31-28 27-16 15-12 11-0 SR94-9 31-30 29-28 27-16 15-12 11-0 SR95 –	Reserved always reads (W2 Vertical Starting Point Reserved always reads (W2 Horizontal Starting Point 1 - Window 2 Live Video End RW W2 Line Buffer Level Bits 8-7 (see SR95) Reserved always reads (W2 Vertical Ending Point Reserved always reads (W2 Horizontal Ending Point
SR8A-4 15 14 13-0	Frame buffer starting address for the second live video window (packed YUV format only) 89 – Window 2 Horizontal Scaling FactorRW W2 Horizontal Minify / Zoom Select 0 Zoomdefault 1 Minify Zoom Selected (Bit-15 = 0) Reserved W2 Horizontal Zoom Factor Same format as for the first live video window as defined in CR80 and CR81 Minify Selected (Bit-15 = 1)	31-28 27-16 15-12 11-0 SR94-9 31-30 29-28 27-16 15-12 11-0 SR95-7	Reserved always reads (W2 Vertical Starting Point Reserved always reads (W2 Horizontal Starting Point 1 - Window 2 Live Video End RW W2 Line Buffer Level Bits 8-7 (see SR95) Reserved always reads (W2 Vertical Ending Point Reserved always reads (W2 Horizontal Ending Point W2 Horizontal Ending Point Window 2 Live Video Line Buffer Level RW Reserved always reads (W2 Reserved always reads (W3 Reserved always reads (W3 Reserved always reads (W4 Reserved always



SR96 -	New Live Video Window Control 0RW	SR98 -	New Live Video Window Control 2 RW
7	W2 Horizontal Interpolation	7-6	Two Live Window Chroma Key Select
	0 Interpolationdefault		00 Chroma key onlydefault
	1 Duplication		01 Window 1 & chroma key
6	W1 Vertical Interpolation U and V Components		10 Window 2 & chroma key
	0 Enabledefault		11 (Window 1 Window 2) & chroma key
	1 Disable	5-4	W1 Anti-Flicker Removal
	This bit is effective only if window 1 vertical Y		00 Disabledefault
	interpolation is enabled (CR8E[12] = 1)		01 One field is shifted up 1 line
5	Reservedalways reads 0		10 One field is shifted up 2 lines
4	656		11 One field is shifted up 3 lines
•	0 Disabledefault	3	W1 Anti-Flicker Removal Field Selection
	1 Enable	3	0 Odd field is shifted up default
3	W2 Color Space Converter (CSC) Bypass		1 Even field is shifted up
3	0 Disabledefault	2-1	W2 Anti-Flicker Removal
	1 Enable	2-1	00 Disabledefault
2			
2	Reserved always reads 0		01 One field is shifted up 1 line
1	MC Even / Odd Inverter		10 One field is shifted up 2 lines
	0 Disabledefault	0	11 One field is shifted up 3 lines
	1 Enable	0	W2 Anti-Flicker Removal Field Selection
0	MC Interlace Display		0 Odd field is shifted up default
	0 Disabledefault		1 Even field is shifted up
	1 Enable		
		<u>SR99 -</u>	- New Live Video Window Control 3 RW
SR97 -	New Live Video Window Control 1RW	7	Reservedalways reads 0
7	Reserved always reads 0	6	Capture Addres Swap Enable
6	Planar Mode X (Horizontal) Y/UV Ratio		0 Disabledefault
ŭ	0 2xdefault		1 Enable
	1 4x	5	Capture Address Swap
5-4	Planar Mode Y (Vertical) Y/UV Ratio	3	0 No swap default
5-4	00 2x (Yp420)default		1 Swap
	01 4x (Yp410)	4-2	W2 HDE Delay Adjustdefault = 0
	1x 1x (Yp422)	1-0	Reserved always reads 0
2	Reserved always reads 0	1-0	Reservedarways reads (
3			
2-0	Window Mode		
	Format Interpolation Line Buffers	SR9B-	9A – Window 1 UV Video Row Byte Offset RW
	000 YUV422 H-V (96+48) x 64		Reserved always reads (
	001 Planar H-V (96+48) x 64		W1 UV Plane Video Row Byte Offset (the bytes in
	01x YUV FIFO H 96 x 64	13-0	· · · · · · · · · · · · · · · · · · ·
	100 MPEG2 YUV422 H-V 2x(96+48)x64		a row)
	101 MPEG2 Planar H-V $2x(96+48)x64$	SR9D-	9C – Window 2 Y Video Row Byte Offset RW
	11x YUV422 H-V (V-YUV) 2x(96+48)x64		
	For 1xx, only one h/w overlay window is supported	_	
		13-0	W2 Y Plane Video Row Byte Offset (the bytes in a
			row)
		<u>SR9E -</u>	- Line Buffer Request ThresholdRW
		7	Reservedalways reads 0
		6-0	Line Buffer Request Threshold Level def = 0



SR9F –	VBI ControlRW
7	VBI Interrupt StatusRO
6	Reserved always reads 0
5	VBI Bit-8
4	VBI IV Bit-8
3	VBI Interrupt
	0 Disabledefault
	1 Enable
2	VBI Enable
	0 Disabledefault
	1 Enable
1-0	VBI Data Format in Frame Buffer
	00 Every field data overwritedefault
	01 Data in even/odd format
	10 Every two field data write contiguous
	11 -reserved-
CD 12	0. VDVF
	A0 - VBI Frame Buffer AddressRW
	VBI Row Byte Offset
19-0	VBI Start Address
SRA7-A	A4 – VBI Capture StartRW
	Reserved always reads 0
-	VBI Vertical Start
	Reserved always reads 0
	VBI Horizontal Start
10-0	V DI Horizontal Start
SRAB-	A8 – VBI Capture EndRW
31-27	Reserved always reads 0
	VBI Vertical End
15-11	Reserved always reads 0
10-0	•

SRAD-	AC – VBI Vertical Interrupt PositionRW
15	Reserved always reads 0
14-12	Dithering Mode
	000 Bypass ditheringdefault
	001 -reserved-
	010 24 bpp dither to 16 bpp
	011 24 bpp chop to 16 bpp
	100 24 bpp dither to 15 bpp
	101 24 bpp chop to 15 bpp
	110 24 bpp dither to RGB8
	111 24 bpp chop to RGB8
11	Capture CSC
	0 Disabledefault
	1 Enable
10-0	VINST[10-0]



SRAF-AE – Capture Row Byte OffsetRW	SRBD -	– Dual View Mux ControlRW
15 Reservedalways reads 0	7-3	Reserved always reads 0
14 Capture Address Initial Control	2-0	CRT / TV View Multiplexing Control
13-0 Capture Row Byte		00x Color key 1 determines top window (1=W1)def
		010 Video window 1 overlay
		011 Video window 2 overlay
CDD1 D0 Window 1 HCD Control		10x Window key defines window 1 on top
SRB1-B0 – Window 1 HSB ControlRW		11x Window key defines window 2 on top
15-10 Brightness		
9-5 Sin(Hue) * Saturation * 8 (bit-9 is the sign bit)		
4-0 Cos(Hue) * Saturation * 8 (bit-4 is the sign bit)	CDDE	Misselleneous Control Dits DW
Hue range is 0-360 degrees (default = 0)		- Miscellaneous Control BitsRW
Saturation range is $0-1.875$ (default = 1)	7	Planar Capture
SRB3-B2 – Window 2 HSB ControlRW		0 Off default
·		1 On
15-10 Brightness 9-5 Sin(Hue) * Saturation * 8 (bit-9 is the sign bit)	6-5	
4-0 Cos(Hue) * Saturation * 8 (bit-4 is the sign bit)		0])
Hue range is 0-360 degrees (default = 0)		0x W/R Y address
Saturation range is 0-1.875 (default = 1)		10 W/R U address
Saturation range is 0-1.873 (default – 1)	4	11 W/R V address
	4	Video Engine Power Saving Mode 0 Ondefault
		1 On
SRB6-B4 - Second Display Address SelectRW	3	Reservedalways reads 0
23-20 Reserved always reads 0	2	Interpolation Bypass
19-0 Second Display Address for Double Buffering	2	0 Interpolation
Second display address for double buffering instead		1 Bypass
of capture address	1	Window 2 HSCB Enable
	•	0 Bypassdefault
		1 Enable
SRB7 – Video SharpnessRW	0	Window 1 HSCB Enable
7-0 Video Sharpness Factor		0 Bypassdefault
7-0 Video Sharphess Pactor		1 Enable
SRBA-B8 – Second Capture Address SelectRW	SRCE -	- Window 2 Live Video Control RW
23-20 Reserved always reads 0	7	Reserved always reads 0
19-0 Second Capture Address for Double Buffering	6	W2 Vertical Interpolation
Second capture address for double buffering instead	•	0 Disabledefault
of display address		1 Enable
	5	Planar Mode X (Horizontal) Y/UV Ratio
		0 2x default
SRBC - Contrast ControlRW		1 4x
7-4 Window 2 Contrast	4-3	Planar Mode Y (Vertical) Y/UV Ratio
3-0 Window 1 Contrast		00 2x (Yp420) default
		01 - 4x (Yp410)
		1x 1x (Yp422)
	2-0	Window Modedefault = 000b
		Format Interpolation Line Buffers
		000 YUV422 H-V (96+48) x 64
		001 Planar H-V (96+48) x 64
		01x YUV FIFO H 96 x 64
		100 MPEG2 YUV422 H-V 2x(96+48)x64
		101 MPEG2 Planar H-V 2x(96+48)x64 11x YUV422 H-V (V-YUV) 2x(96+48)x64
		11x YUV422 H-V (V-YUV) 2x(96+48)x64 For 1xx, only one h/w overlay window is supported
		roi 1xx, only one n/w overlay window is supported



SRD1-I	00 – Window 2 UV Row Byte OffsetRW	SRDB-	DA – Window 2 V-Count Sta	tusRO
15-14	Reserved always reads 0	15-0	W2 V Count Status	
13-0	W2 UV Plane Video Row Byte Offset (the bytes in	CDDD		DIV
	a row)		DC – Dual View Control	
			Reserved	always reads 0
			Dual View Control - SHIF	
SRD4-I	02 – Window 2 U-Frame Start AddressRW	8	Dual View Control – G Win	
	Reserved always reads 0	7	Dual View Control – W2 Do	
	W2 U-Frame Start Address	6	Dual View Control – W1 Do	
19-0	W2 U-Frame Start Address	5	Dual View Control - W2 Ad	
SRD7-I	05 – Window 2 V-Frame Start AddressRW	4	Dual View Control – W1 Ad	
	Reserved always reads 0	3	Dual View Control – Digital	
	W2 V-Frame Start Address	2 1	Dual View Control – Digital Dual View Control – Digital	
		0	Dual View Control – Digital Dual View Control – Digital	
SRD9-I	08 – Digital TV Interface ControlRW	CDDE	DE WELL AND AGE	, no
	CRD0, VGA / Digital TV Sync Control)		DE – Window 1 V-Count Stat	
`				always reads 0
_	Reserved always reads 0	12	DVV Sync	
13 12	DIVS I/O Control DTVI Signal Output Control, except DIVS	11-0	W1 V Count Status	
12	(Vsync)			
11	Dual View Clock Inversion Control			
10	Dual View Clock Control for DTVI			
9	DICLK Inversion Control			
8	DIVS Inversion Control			
7	DIHS Inversion Control			
6-5	YUV Order Inversion Control			
4, 1	Data Out Control			
	00 VGA / Video Overlay Data			
	x1 TV Data			
	10 Data Direct from Video Engine			
3-0	HS / VS / CLK Control			
	0000 VGAHS, VGAVS, and PCLK			
	x100 VGAHS, VGAVS, and SPKTV			
	1000 VGAHS, VGAVS, and PCLK x 2			
	xxx1 DVHS, DVVS, and LCDCLK			
	xx10 TVHS, TVVS, and TVCLK			



VGA Extended Registers - Graphics Controller Indexed

GRE - Old Source Segment AddressRW

7-3 2-1 0	Reserved Source Segment Address Select Reserved	$default = 0$
GRE –	New Source Segment Address	RW
7 6-0	Reserved Source Segment Address Select Bit-1 is written inverted	•

GRF - Miscellaneous Extended Function Control RW			
7	Rese	rved always reads 0	
6	Chai	racter Clock Division Control Bit-1 (see bit-3)	
	00	No division default	
	01	Divide by 2	
	10	Divide by 3	
	11	-reserved-	
5	Sym	metric / Asymmetric DRAM Address	
	0	Symmetric default	
	1	Asymmetric	
4	Com	pressed Chain 4 Mode for CPU Path	
	0	Disabledefault	
	1	Enable	
3	Chai	racter Clock Division Control Bit-0 (see bit-6)	
2	Alter	rnate Bank & Clock Select	
	0	Disable 3D8, 3D9, and 3xB default	
	1	Enable 3D8, 3D9, and 3xB	
1	Com	pressed Chain 4 Mode Display Path	
	0	Disabledefault	
	1	Enable	
0	Sour	ce Segment Address Register Enable	
	0	Disable GREdefault	
	1	Enable GRE	
All bits except 2 and 0 are write protected by SRE_New[7]			



Power Management Registers

GR20 -	- Standby Timer ControlRW	GR22 -	- Power Management Control 2RW
7	Timer Initialize & Enable	7	Timer Test Mode
	0 Enable Timerdefault		0 Disabledefault
	1 Initialize and hold standby and DPMS timer		1 Enable
6-4	Timer TestingRO	6	Refresh Clock Select
3-0	Reserved always reads 0		0 Crystal input or external clock (XMCLK)
GR21 -	- Power Management Control 1RW		provides refresh clock during suspend default 1 REFCLK is used as refresh clock during
7	Power Management Pin Polarity		suspend for 64ms refresh (ignore "Suspend
•	0 Active Highdefault		DRAM Refresh Mode" bits 5-4 below)
	1 Active Low	5-4	Suspend DRAM Refresh Mode
6	PCI Power Management	. .	00 No refresh default
	0 Disabledefault		01 Self refresh
	1 Enable		10 Crystal clock provides rate for 8ms refresh
5	Suspend Mode		11 Crystal clock provides rate for 64ms refresh
	0 Normal modedefault	3	Disable GPIO
	1 Enter Suspend Mode		0 Allow GPIO 7-0 pins to drive data in default
4	Suspend Input Pin		1 Disable GPIO 7-0 pins (and their shared
	0 Disabledefault		functions) from driving data. Tristates input
	1 Enable		buffers on pins so no power is consumed if
3	D3 to D0 Reset		GPIO pins are set to input mode.
	0 Disabledefault	2	Reserved always reads 0
_	1 Enable	1	Hardware / Software Oscillator Select
2	Standby Input Pin		0 Software controls oscillator off with bit-0
	0 Disabledefault		(prevents automatic oscillator shutdown
	1 Enable		without direct software control of the
1	CLKRUN# Mechanism 0 Disabledefault		"Oscillator Disable" bit)
	0 Disabledefault 1 Enable		1 Hardware controls oscillator off (allow
0	Consistent Standby / Suspend		oscillator shutdown when power states are
U	0 The bits in the PCI PM configuration registers	0	entered using hardware mechanisms) Oscillator Disable
	will be OR'ed with bits 5 and 3 of this register	U	0 Enable normal function
	for connection to the internal PM state		1 Disable (oscillator off)
	machinedefault		1 Disable (oscillator oil)
	1 The bits in the PCI PM configuration registers		
	will be the same as bits 5 and 3 of this register		
	to allow software coherency		
	J		



7 Power Management Pin Polarity (see GR21[7]) 6-5 Chip Power Status 00 Ready 01 Standby 10 Suspend 11 -reserved- 11 -reserved- 11 LCD Power sequencing is not occurring at this time 1 LCD power sequencing is occurring at this time 1 LCD power sequencing soccurring at this time 1 LOB power sequencing soccurring at this time 2 Panel Power Control 2 Software Power Control 3 ENPBLT (Panel and/or Backlight Enable) 2 Control 3 ENPBLT (Panel and/or Backlight Enable) 3 ENPBLT (Panel and/or Backlight Enable) 4 Reserved solve soccurring at this time 1 LoB power Status solve soccurring at this time 1 LoB power Status solve soccurring at this time 2 Panel VDD 3 ENPBLT (Panel and/or Backlight Enable) 3 ENPBLT (Panel and/or Backlight Enable) 4 Reserved solves control 5 COntrol 5 Control 6 Divise ENPBLT High 6 Hardware Power Control 6 Divise ENPBLT low default 6 Divise ENPBLT is active low. default 7 Enable solves solves solves bits of Software power control bit reads back the logic state of the internal RAMDAC is not controlled by the power state of the Software power control of the CRT Hispinc and Vsync signals but not the power state of the internal RAMDAC is not controlled by the power state of the RAMDAC is not controlled by the power state of the Software power control of the CRT Hispinc and Vsync astate of the Software power control for MCLK def=1 7 Power Control for MCLK de	GR23 -	- Power StatusRW	GR24 - Software Power Control	RW
6-5 Chip Power Status 00 Ready 01 Standby 10 Suspend 11 - reserved- 4 LCD Power Sequencing is not occurring at this time 1 LCD power sequencing is not occurring at this time 1 LCD power sequencing is not occurring at this time 1 LCD power sequencing is occurring at this time 1 LCD power sequencing at this time 1 LCD power sequencing is not occurring at this time 1 LCD power sequencing at this time 2 Panel Power Control Seftware Power Control (timers, pin, register bit) 1 Drive ENPBLT Ligh 1 Drive ENPBLT Ligh 1 Landble always reads 0 2 Software Power Control 2 Drive ENPBLT Ligh 1 Dri			7 VCLK	
1 Enable	6-5			
0			1 Enable	default
1 -reserved- 4 LCD power sequencing is not occurring at this time 0 LCD power sequencing is not occurring at this time 1 LCD power sequencing is occurring at this time 1 LCD power sequencing is occurring at this time 2 Panel Power Sequencing 3-2 Panel Power Sequencing 00 Fast panel power sequencing 00 Fast panel power sequencing 01 -reserved-				
1 -reserved- 4 LCD power sequencing is not occurring at this time 0 LCD power sequencing is not occurring at this time 1 LCD power sequencing is occurring at this time 1 LCD power sequencing is occurring at this time 2 Panel Power Sequencing 3-2 Panel Power Sequencing 00 Fast panel power sequencing 00 Fast panel power sequencing 01 -reserved-		•	0 Disable	
1 LCD power sequencing is not occurring at this time			1 Enable	default
1 LCD power sequencing is not occurring at this time 1 LCD power sequencing is occurring at this time 2-2 Panel Power Sequencing 00 Fast panel power sequencing	4	LCD Power Sequence Status	5 CPU & DRAM Data Bus	
1 LCD power sequencing is occurring at this time 3-2 Panel Power Sequencing 00 Fast panel power sequencing default 01 -reserved- 10 -reserved- 11 Slow panel power sequencing 1-0 DPMS Power Status 00 On Mode (CRT interface is active and RAMDAC is full on)			0 Disable	
Time Panel Power Sequencing Panel Power Sequencing Oo Fast panel power sequencing Oo Drive ENPBLT Low Oo Drive ENPBLT High Oo Drive ENPBLT High Oo ENPBLT is active low Oo Disable Oo Dis		this time	1 Enable	default
Control Software Power Control Control Software Power Control Software Power Control Control Control Control Control Control Control Software Power Control		1 LCD power sequencing is occurring at this	4 Reserved	always reads 0
Software Power Control		time	3 ENPBLT (Panel and/or Backlig	ght Enable)
01 -reserved- 10 -reserved- 11 Slow panel power sequencing 1-0 DPMS Power Status 00 On Mode (CRT interface is active and RAMDAC is full on)	3-2	Panel Power Sequencing	Control	
10 -reserved- 11 Slow panel power sequencing 1-0 DPMS Power Status 00 On Mode (CRT interface is active and RAMDAC is full on)		00 Fast panel power sequencingdefault		
1-10 DPMS Power Status 1-10 DPMS Power Status 1-10 DPMS Power Status 1-11 On Mode (CRT interface is active and RAMDAC is full on)		01 -reserved-		default
1-0 DPMS Power Status 00 On Mode (CRT interface is active and RAMDAC is full on)				
1 ENPBLT is active high RAMDAC is full on)				
RAMDAC is full on)	1-0			default
0 Disable			1 ENPBLT is active high	
DAC off, RAMDAC color palette lookup table (LUT) video data path is off but LUT I/O is allowed) 10 Suspend Mode (Vsync disabled, Hsync active, RAMDAC is off but contents are retained) 11 Off Mode (Hsync and Vsync disabled, DAC LUT is full off) In hardware mode, these bits indicate the status of CRT Hsync and Vsync as well as the internal RAMDAC power state (the "off" mode state can be read only in CRT only mode). In software mode, these bits control the state of the CRT Hsync and Vsync signals but not the power state of the internal RAMDAC. In simultaneous display modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). 1 Enable 1 Panel Interface Signals 0 Disable				
table (LUT) video data path is off but LUT I/O is allowed) 10 Suspend Mode (Vsync disabled, Hsync active, RAMDAC is off but contents are retained) 11 Off Mode (Hsync and Vsync disabled, DAC LUT is full off) In hardware mode, these bits indicate the status of CRT Hsync and Vsync as well as the internal RAMDAC power state (the "off" mode state can be read only in CRT only mode). In software mode, these bits control the state of the CRT Hsync and Vsync signals but not the power state of the read only in CRT only mode). In software mode, these bits control the state of the CRT Hsync and Vsync signals but not the power state of the internal RAMDAC. In simultaneous display modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). 1 Panel Interface Signals 0 Disable				default
1/O is allowed) 10 Suspend Mode (Vsync disabled, Hsync active, RAMDAC is off but contents are retained) 11 Off Mode (Hsync and Vsync disabled, DAC LUT is full off) In hardware mode, these bits indicate the status of CRT Hsync and Vsync as well as the internal RAMDAC power state (the "off" mode state can be read only in CRT only mode). In software mode, these bits control the state of the CRT Hsync and Vsync signals but not the power state of the CRT Hsync and Vsync signals but not the power state of the RAMDAC is not controlled by the power state (bits 1-0), but by the Chip Power State (bits 6-5). 0 Disable				
10 Suspend Mode (Vsync disabled, Hsync active, RAMDAC is off but contents are retained) 11 Off Mode (Hsync and Vsync disabled, DAC LUT is full off) In hardware mode, these bits indicate the status of CRT Hsync and Vsync as well as the internal RAMDAC power state (the "off" mode state can be read only in CRT only mode). In software mode, these bits control the state of the CRT Hsync and Vsync signals but not the power state of the internal RAMDAC. In simultaneous display modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). 1 Enable 0 Disable			1 Panel Interface Signals	
active, RAMDAC is off but contents are retained) 11 Off Mode (Hsync and Vsync disabled, DAC LUT is full off) In hardware mode, these bits indicate the status of CRT Hsync and Vsync as well as the internal RAMDAC power state (the "off" mode state can be read only in CRT only mode). In software mode, these bits control the state of the CRT Hsync and Vsync signals but not the power state of the internal RAMDAC. In simultaneous display modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). O Panel VEE 0 Disable		,		default
retained) 11 Off Mode (Hsync and Vsync disabled, DAC LUT is full off) In hardware mode, these bits indicate the status of CRT Hsync and Vsync as well as the internal RAMDAC power state (the "off" mode state can be read only in CRT only mode). In software mode, these bits control the state of the CRT Hsync and Vsync signals but not the power state of the internal RAMDAC. In simultaneous display modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). 10 Disable				
1 Enable LUT is full off) In hardware mode, these bits indicate the status of CRT Hsync and Vsync as well as the internal RAMDAC power state (the "off" mode state can be read only in CRT only mode). In software mode, these bits control the state of the CRT Hsync and Vsync signals but not the power state of the internal RAMDAC. In simultaneous display modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). 1 Enable GR25 – Power Control Select				
LUT is full off) In <u>hardware</u> mode, these bits indicate the status of CRT Hsync and Vsync as well as the internal RAMDAC power state (the "off" mode state can be read only in CRT only mode). In <u>software</u> mode, these bits control the state of the CRT Hsync and Vsync signals but <u>not</u> the power state of the internal RAMDAC. In <u>simultaneous display</u> modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). GR25 – Power Control Select		· · · · · · · · · · · · · · · · · · ·		default
In hardware mode, these bits indicate the status of CRT Hsync and Vsync as well as the internal RAMDAC power state (the "off" mode state can be read only in CRT only mode). In software mode, these bits control the state of the CRT Hsync and Vsync signals but not the power state of the internal RAMDAC. In simultaneous display modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). GR25 – Power Control Select			1 Enable	
CRT Hsync and Vsync as well as the internal RAMDAC power state (the "off" mode state can be read only in CRT only mode). In <u>software</u> mode, these bits control the state of the CRT Hsync and Vsync signals but <u>not</u> the power state of the internal RAMDAC. In <u>simultaneous display</u> modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). When any of bits 7-6 or 3-0 are set to 1, the corresponding power control bit reads back the logic state of the internal power management engine. For all bits below, 0 selects hardware power control and 1 selects software power control. 7			GR25 - Power Control Select	RW
RAMDAC power state (the "off" mode state can be read only in CRT only mode). In <u>software</u> mode, these bits control the state of the CRT Hsync and Vsync signals but <u>not</u> the power state of the internal RAMDAC. In <u>simultaneous display</u> modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). Power Control bit reads back the logic state of the internal power management engine. For all bits below, 0 selects hardware power control and 1 selects software power control. Power Control for VCLK			When any of bits 7-6 or 3-0 are set to 1, the c	corresponding
read only in CRT only mode). In software mode, these bits control the state of the CRT Hsync and Vsync signals but not the power state of the internal RAMDAC. In simultaneous display modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). Power Control for VCLK				
these bits control the state of the CRT Hsync and Vsync signals but <u>not</u> the power state of the internal RAMDAC. In <u>simultaneous display</u> modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). hardware power control and 1 selects software power control. 7 Power Control for VCLK				
Vsync signals but <u>not</u> the power state of the internal RAMDAC. In <u>simultaneous display</u> modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). 7 Power Control for VCLK			hardware power control and 1 selects software p	ower control.
RAMDAC. In simultaneous display modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). 6 Power Control for MCLK def = 1 5 Power Control for the Data Bus def = 1 6 Power Control for the Data Bus def = 1 7 Power Control for the RAMDAC def = 1 8 Power Control for the RAMDAC def = 1 8 Power Control for Panel Enable / Backlight def = 1				
power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). Power Control for the Data Bus				
DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5). 4 Power Control for the RAMDACdef = 1 The RAMDAC is software enabled in GR26[7-6] 3 Power Control for Panel Enable / Backlight def = 1				
State (bits 6-5). The RAMDAC is software enabled in GR26[7-6] Power Control for Panel Enable / Backlight def = 1				
3 Power Control for Panel Enable / Backlight def = 1				
		` '		
			(see GR24[3])	might dor 1

Power Control for Panel VDDdef = 1

Power Control for Panel Interface Signals .def = 1Power Control for Panel VEEdef = 1

2

1



GR26 - DPMS Control.....RW **RAMDAC Internal Power Control** 00 Normaldefault 01 DAC off (used in LCD only mode) 10 Standby (DAC off, LUT in low power mode, I/O allowed to LUT). May be used in LUT bypass mode. 11 Suspend (DAC off, LUT access disallowed but LUT contents are preserved) Reservedalways reads 0 **DPMS Control** 3 Software Control Mode: DPMS controlled by GR23[1-0] in simultaneous display and CRTonly modes (may be used to decouple the power modes of the CRT and LCD during simultaneous display)default Hardware Control Mode: DPMS controlled by internal power states. 2-0 Reserved always reads 0

DPMS Control Modes

DPMS Software Control Mode

In simultaneous display mode, the software control mode can be used to control DPMS low power states independent of the chip power states. In CRT display mode, software mode gives total DPMS control to software. Pseudo-standby may be controlled by bits 7 and 6, as well as BLANK# timing.

DPMS Hardware Control Mode

Table 9. DPMS Sequence - Hardware Timer Mode

Power Level	DPMS Mode
High - Activity detected	On
Moderate - 16 min inactivity	Standby
Low - 32 min inactivity	Suspend
Lowest - 64 min inactivity	Off

DPMS hardware timer mode is defined as CRT only mode with the DPMS control mode bit set to hardware (bit 3 = 1). Activity detection is set by register GR21[2:0]. Status is indicated in bits 1 and 0. The timer may be controlled by software from GR20[7].

Table 10. DPMS Sequence - Hardware Mode in Simultaneous Display Mode

Power Level	DPMS Mode
High - Chip on state	On
Moderate - Chip standby	Off
Low - Chip suspend	Off
Lowest - Chip off state	Off

In simultaneous display mode with hardware DPMS set, DPMS states are sequenced by the timer, pin, and register bits that control the chip power states.



GR28-2	27 - G	PIO Control	RW
15-8	GPIO	Direction 7-0	
	0	Read	default
	1	Write	
7-0	GPI	O Data 7-0	default = 0
GR2A -	– Susp	end Pin Timer	RW
7		on Video Port Su	·
	0		default
	1	Enable	
6-0	Rese	rved	always reads 0
GR2C	– Misc	ellaneous Pin Co	ntrolRW
7			always reads 0
6		PDINV pin as GP	
	0		default
	1	Enable	
5-4	Rese	rved	always reads 0
3	Use 1	NT# pin as PSTA	ATUS
	0	Disable	default
	1	Enable	
2	Trist	ate P35-0, DE, Sl	FCLK, LP, FLM
	0	Tristate	default
	1	Enable	
1	Trist		NPVDD, ENPBLT
	0		default
	1	Enable	
0	Rese	rved	always reads 0

GR2F-	- Miscellaneous Internal Control RW	
7	PCLK Control	
	0 VGA Compatibledefault	
	1 PCLK equals VCLK	
6	Reserved always reads 0	
5	Hsync Skew Control	
	One skew in graphics, two skew in text default	
	1 No skew	
4-3	Reserved always reads 0	
2	Double Logical Line Width	
	0 Disabledefault	
	1 Enable	
1	Text Mode Display FIFO Prefetch Cycles Select	
	0 Multiple of 8default	
	1 Multiple of 4	
0	Enable Display FIFO Threshold Control	
	0 Disabledefault	
	1 Enable (can also be enabled by AR10[0])	



Scratch Pad Registers

These registers are reserved for use by software.

GR5A – Scratch Pad 0	RW
GR5B – Scratch Pad 1	RW
GR5C – Scratch Pad 2	RW
GR5D – Scratch Pad 3	RW
GR5E – Scratch Pad 4	RW
GR5F – Scratch Pad 5	RW



VGA Extended Registers – CRT Controller Indexed

CRE –	CRT Module TestRW	CR1A -	- Arbitration Control 1RW
7	Extended Memory Access Above 256KB 0 Disabledefault 1 Enable VGA Misc Output Register (3C2) Write Protect	7-0	Display Queue Kill Counter default = 0 Controls how many requests can be accepted by the arbiter before changing the owner to another agent (00 disables the counter).
	0 Writes to 3C2 Alloweddefault 1 Write Protect 3C2	<u>CR1B</u> -	- Arbitration Control 2RW
5 4-3 2	CRT Start Address Bit-16 Reserved alwatys reads 0 Interlaced Mode 0 Disable default	7-0	High Priority Arbiter Kill Counter default = 0 Controls how many requests can be accepted by the arbiter before changing the owner to another agent (00 disables the counter).
1-0 <u>CR19</u> -	1 Enable Reserved for Test (Do Not Program) default = 0 - CRT Interlace Control	<u>CR1C -</u> 7-0	Low Priority Arbiter Kill Counter default = 0 Controls how many requests can be accepted by the arbiter before changing the owner to another agent (00 disables the counter).
7-0	Interlaced Vsync Adjust Value		



<u>CR1F -</u>	- Software ProgrammingRW
7-4	Reserved always reads 0
3-0	
	0011 1MB
	0111 2MB
	1111 4MB
	0100 8MB
	All other codes are reserved
Memors	y size is automatically detected during system setup.
Wichion	y size is automatically detected during system setup.
CR20 -	Command FIFORW
	Reserved always reads 0
5	
	0 Disabledefaul
	1 Enable
4	16-Bit Planar Mode
•	0 Disabledefaul
	1 Enable
3-0	
	iteser ved urways reads o
CR21 -	Linear AddressingRW
	Reserved always reads 0
	Linear Memory Access
-	0 Disable defaul
	1 Enable
4-0	Reserved always reads 0
This reg	gister is write protected by SRE_New[7].
<u>CR22 –</u>	CPU Latch ReadbackRO
7-0	Latched Data
	Pointed to by GR4 (VGA Read Map Select Register
)
CD24	NGL AU TOUR
<u>CR24 –</u>	VGA Attribute StateRO
7	VGA Attribute State
	0 Indexdefaul
	1 Data
6-0	Reserved always reads 0
CD25	RAMDAC Read/Write TimingRW
	-
7	PCLK / P[7-0] BufferTristate Control
	0 Enable defaul
	1 Disable
6-4	Reserved always reads 0
3-0	RAMDAC Read / Write Wait States def =1111b
CR27 -	CRT High Order Start AddressRW
7	Vertical Total Bit-10 default = 0
6	Vertical Blanking Start Bit-10 default = 0
5	Vertical Retrace Start Bit-10 default = 0
5 4	Vertical Display Enable End Bit-10 default = 0
3	Line Compare Bit-10 default = 0
	Start Address Bits 19-17 default = 0
2-0	

JR29 –	<u>- RAMDAC Mode</u>	<u> RW</u>
7	External DAC	
	0 Disable	defaul
	1 Enable	
6	Reserved	
5-4	CRTC Offset[9:8] for High or True	Color Modes
3		
	0 Disable	defaul
	1 Enable	
2	RAMDAC	
	0 External	defaul
	1 Internal	
1-0	RS[3-2] for RAMDAC (if register a	ccess definition
	is selected)	
This reg	gister is write protected by SRE_New[7	7]
TD1A	Interfese Select	DW
<u> 7</u>	- Interface Select	
6	ReservedInternal Data Path Width	arways reads 0
0		J. C1
	0 8/16-bit	delaul
_		almana maada 1
5		•
4	Power Down Mode Using ROMCS	
	0 Enable	deraui
2.0	1 Disable	1 1.0
3-0	110001 / 04	
ı nıs reg	gister is write protected by SRE_New[7	']



<u>CR2B</u> -	- Horizontal Parameter OverflowRW	CR35-3	<u> 34 – Graphics Engine I/O Linear</u>
7-5	Reserved always reads 0	15-0	Graphics Engine Linear Addre
4	Horizontal Blank Start Bit-8default = 0		•
3	Horizontal Retrace Start Bit-8 default = 0		
2	Horizontal Interlace Parameter Bit-8 default = 0	CD26	Combine Francisco / Widos Francisco
1	Horizontal Display Enable Bit-8 default = 0		- Graphics Engine / Video Engin
0	Horizontal Total Bit-8 default = 0	7	Graphics Engine
CD2D	CE Timing Control DW		0 Disable 1 Enable
	- GE Timing ControlRW	6	PCI Video Minifier
7-5	Reserved always reads 0	O	
4-3	GE Sample Clock Delay Selection default = 0		0 Bypass 1 Go through minifier
2-0	GE Frame Buffer Read Delay Cycles default = 0	5	Video Aperture
CR2F -	- Performance TuningRW	3	0 Disable
7	Reserved always reads 0		1 Enable
6	DRAM Refresh Cycle Control Bit-1	4	Graphics Engine Software Res
U	(Bit-0 is CR11[6])	•	Writing a one to this bit resets th
	00 3 refresh cycles per horizontal line	3	Graphics Engine I/O
	01 5 refresh cycles per horizontal line		0 Disable
	10 1 refresh cycles per horizontal line		1 Enable
	11 2 refresh cycles per horizontal line	2	String Write
5	Blank TimingSelect		0 Disable
	0 Normal blankdefault		1 Enable
	1 Blank is the inverse of display enable	1-0	Graphics Engine Register Map
4	Display FIFO Depth Control		00 I/O mapped at 21xxh
	0 32 deepdefault		01 Memory mapped at B7Fx
	1 8 deep		10 Memory mapped at BFFx
3-2	Memory Read Ready Control		11 Memory mapped using th
	00 -reserveddefault		
	01 Fast read cycle (same as 10)		
	10 Fast read cycle (same as 01)	CP37	- I ² C / SMB Control
	11 Normal read cycle	<u>CR37 -</u> 7	SMBCLK Buffer is Open Drai
1	Clock Source	6	I ² C SMBCLK Status
	0 VCLK2	5-4	Reserved
•	1 VCLK1default	3-4	I ² C Operation
0	Pin Scan (Test Only)default = 1	3	0 Read
			o Reau

C R35-3	4 – Graphics Engine I/O Linear Address Base . RW
	Graphics Engine Linear Address Base default = 0
	•
C R36 –	Graphics Engine / Video Engine Control RW
7	Graphics Engine
	0 Disable default
	1 Enable
6	PCI Video Minifier
	0 Bypassdefault
	1 Go through minifier
5	Video Aperture
	0 Disabledefault
	1 Enable
4	Graphics Engine Software Reset Writing a one to this bit resets the graphics engine
3	Graphics Engine I/O
3	0 Disabledefault
	1 Enable
2	String Write
	0 Disable default
	1 Enable
1-0	Graphics Engine Register Mapping
	00 I/O mapped at 21xxh default
	01 Memory mapped at B7Fxxh
	10 Memory mapped at BFFxxh
	11 Memory mapped using the GE base register
C R37 –	I ² C / SMB ControlRW
7	SMBCLK Buffer is Open Drain always reads 1
6	I ² C SMBCLK Status RO
5-4	Reservedalways reads 0
3	I ² C Operation
	0 Readdefault
_	1 Write
2	Reserved always reads 0
1	I ² C SMBCLK Signal
	0 Low 1 Highdefault
0	I ² C SMBDAT Signal
U	0 Lowdefault
	1 High



<u>CR38</u> -	- Pixel Bus ModeRW	CR3A	- Physical Address ControlRW
7-6	Reserved always reads 0	7	Reservedalways reads 0
5	Packed 24-Bit True-Color Mode	6	AGP / PCI Select
	0 Disabledefault		0 PCIdefault
	1 Enable		1 AGP
4	Standard VGA Mode in 64-Bit Configuration	5	Both IO
	0 Disabledefault		0 Disabledefault
	1 Enable		1 Enable
3	True Color Mode	4	Memory Address Linearization
	0 Disabledefault		0 Disabledefault
	1 Enable		1 Enable
2	High Color Mode	3	Reserved always reads 0
	0 Disabledefault	2	AGP Software Reset
	1 Enable		0 Normaldefault
1	Reserved always reads 0		1 Reset
0	16-Bit Pixel Bus	1	PCI Configuration Subsystem ID Write
	0 Disabledefault		0 Disabledefault
	1 Enable		1 Enable
This re	gister is protected by SRE_New[7]	0	Enhanced Register I/O Scheme
			0 Disabledefault
			1 Enable
CR39 -	- PCI Interface ControlRW	CR3B	- Clock and TuningRW
7	Pixel Data Format	7	Observe Clock Source
	0 Little Endian default	•	0 VCLK1 default
	1 Big Endian		1 VCLK2
6-5	Memory Data with Big Endian Format	6-4	
	00 Pass Through (PT)default		0xx Internal Clock Chip
	01 Word Swap (WS)		000 V/MCLK test mode, observe MCLK
	10 Half Swap (HS)		001 V/MCLK test mode, observe VCLK1
	11 Full Swap (FS)		010 V/MCLK test mode, observe VCLK2
4-3	BE[3-0]# With Big Endian Format		011 Normal operation
	00 Pass Through (PT)default		1xx External Clock Chip
	01 Word Swap (WS)		Bit 6 default is set from MA7
	10 Half Swap (HS)		Bits 5-4 default is set from MA8,2 inverted
	11 Full Swap (FS)	3	Clock Control
2	PCI Burst Write	·	0 When bits $6-4 = 00x$, clock is normal default
	0 Disabledefault		1 When bits $6-4 = 00x$, clock is divided by 2
	1 Enable	2-1	Reservedalways reads 0
1	PCI Burst Read	0	Vertical Retrace Memory Refresh
-	0 Disabledefault	U	0 Disable
	1 Enable		1 Enabledefault
0	MMIO Control	This re	egister is protected by SRE New[7]
v	0 Disabledefault	1111310	gister is protected by SKL_IVEW[7]
	1 Enable (64KB VGA I/O space can be	CR3C	- Miscellaneous Control RW
	memory mapped within the 4GB memory	7-3	Same Definition as GRF[7-3]default = 0
	space)	2	Reservedalways reads 0
This re	gister is protected by SRE_New[7]	1	Same Definition as GRF[1]default = 0
1111510	2 F	0	Mode Select 1
		v	0 This register has no function
			The original GRF[7-0] bits are used
			1 GRF[7-3, 1] accessed via this register only
			GRF[2, 0] accessed at original register only
			Original GRF[3] is R/W but has no function

Original GRF[3] is R/W but has no function

This register is protected by SRE_New[7]



Hardware Cursor Registers

The PLE133 supports a Windows® compatible hardware cursor. The hardware cursor operates only in extended planar and packed pixel modes. The cursor size can be selected between 32x32 and 64x64. Two 2-bits-per-pixel images define the cursor shape. The table below shows how these two bits operate on each pixel. The hardware cursor pattern is stored in off-screen memory.

Table 11. Hardware Cursor Pixel Operation

Plane 0	Plane 1	Pixel Operation	Pixel Operation
(AND)	(XOR)	(Windows®)	(X11)
1	0	Transparent	Cursor BG Color
1	1	VGA Data Inversion	Cursor FG Color
0	1	Cursor FG Color	Transparent
0	0	Cursor BG Color	Transparent

CR43-4	0 - Hardware Cursor PositionRW
31-28	Reserved always reads 0
	Hardware Cursor Position Y Dimension
15-12	Reserved always reads 0
11-0	Hardware Cursor Position X Dimension
CR45-4	4 – Hardware Cursor Pattern LocationRW
15-12	Reserved always reads 0
11-0	Hardware Cursor Map Mask Storage Location
	1KB aligned in the frame buffer
CR47-4	6 – Hardware Cursor OffsetRW
	o Hardware Cursor Offset
15	Reserved
15 14-8	Reserved always reads 0
15 14-8 7	Reserved always reads 0 Hardware Cursor Position Y-Offset
15 14-8 7 6-0	Reservedalways reads 0Hardware Cursor Position Y-OffsetY-OffsetReservedalways reads 0
15 14-8 7 6-0 <u>CR4F-4</u> 63-56	Reserved always reads 0 Hardware Cursor Position Y-Offset Reserved always reads 0 Hardware Cursor Position X-Offset 8 - Hardware Cursor Color RW Reserved always reads 0
15 14-8 7 6-0 <u>CR4F-4</u> 63-56	Reserved always reads 0 Hardware Cursor Position Y-Offset Reserved always reads 0 Hardware Cursor Position X-Offset 8 - Hardware Cursor Color RW
15 14-8 7 6-0 <u>CR4F-4</u> 63-56 55-32	Reserved always reads 0 Hardware Cursor Position Y-Offset Reserved always reads 0 Hardware Cursor Position X-Offset 8 - Hardware Cursor Color RW Reserved always reads 0

<u>CR50</u> –	- Hardy	ware Cursor ControlRW
7	Hard	ware Cursor Enable
	0	Disable default
	1	Enable
6	Hard	ware Cursor Mode
	0	MS Windows TM Compatible default
	1	X11 Compatible
5	Hard	ware Cursor Color Control 3
	0	Disable default
	1	Enable
4	Hard	ware Cursor Color Control 2
	0	Disabledefault
	1	Enable
3-2	Reser	ved always reads 0
1-0	Hard	ware Cursor Size
	00	128x128 default
	01	64x64
	10	32x32
	11	-reserved-

CR5E - Capture / ZV Port Control



Additional CRTC Extended Registers

CR51	- Bus Grant Termination ControlRW	CR5E	- Capture / ZV Port ControlR	W
7-0	Bus Grant Termination Position	7	Capture IdleF	RO
	This regiester is active if $CR52[6] = 1$	6	Capture Command Port	
~~			0 Disabledefa	ult
	- Shared Frame Buffer ControlRW		1 Enable new command port (2203-2200h)	
7, 5	Shared Frame Buffer (SFB)	5-3	Reservedalways read	s 0
	00 Disabledefault	2	PCI I/O Write Retry	
	01 Enable SFB slave mode 1 (8ma I/O buffer)		0 Disabledefa	ult
	10 Enable SFB master mode		1 Enable	
	11 Enable SFB slave mode 2 (16ma I/O buffer)	1	PCI I/O Read Retry	
6	Bus Grant Termination Position Control		0 Disabledefa	ult
	0 Disabledefault		1 Enable	
	1 Enable	0	Capture Interface	
4	Reserved always reads 0		0 Disabledefa	ult
3-0	Bus Grant Low Pulse (MCLKs)def = 0010b		1 Enable	
CD55	- PCI Retry ControlRW		This bit is protected by SRE_New[7]	
		CD5E	Took Combined	 .
7	PCI Retry in Memory Write Command 0 Disabledefault		- Test Control R	. ٧٧
	1 Enable	7	Internal Control Test Output	1.
6			0 Normal defa	ult
6	PCI Retry in Memory Read Command 0 Disabledefault		1 Internal control signals are output to P15-0	
	1 Enable		P15 GEREQ	
5-0	Number of PCICLKs * 2 for STOP# def = 0Fh		P14 GEBUSY	
3-0	Number of PCICLKs, multiplied by 2, for generating		P13 CMDIN	
	STOP# during the first data phase		P12 GEWAIT	
	STOP# during the first data phase		P11 CMATCH	
CR56	- Display Pre-end Fetch ControlRW		P10 KGECYC	
7-2	Reserved always reads 0		P9 WBMT P8 GERTRY	
1	Display Queue Pre-end Fetch			
-	0 Disabledefault		P7 BLANKTV P6 WRSTY	
	1 Enable		P5 WRSTU	
0	Display Queue Pre-end Fetch Parameter Bit-8		P4 WRSTV	
v	Used with CR57default = 0		P3 WRST1	
			P2 Y0EN	
<u>CR57</u>	- Display Pre-end Fetch ParameterRW		P1 UEN	
7-0	Display Queue Pre-end Fetch Parameter Bit-8		PO YUVEN	
	Used with CR56[0]default n/a	6	Capture Input Interrupt Polarity Select	
		U	0 Normal defa	nılt
			1 Test data is output to pixel bus P15-0	ait

5-1 Reserved

Stop DISPQ REQ Test

Stop DISPQ REQ

.....always reads 0

0 Normal default



CR62 -	- Enhancement 0RW	CR63 -	- Enhancement 1RW
7	Pause GE Operation (GEPAUSE)		Reserved always reads 0
	0 Normal GE Operationdefault	5-4	Memory Folding Control
	1 Pause GE Operation		00 Normal default
6	PCI Retry for GE (ENGERTRY)		01 FOLD6
	0 Disabledefault		10 FOLD7
	1 Enable		11 -reserved-
5	Short Command (ENSHRT)	3-2	Reserved always reads 0
	0 Disabledefault	1-0	Extended FIFO Latency Control (LATV[5-4])
	1 Enable		Combined with CR30
4	Direct Read Even if GE is Busy (ENDIRRD)		
	0 Disabledefault		
	1 Enable	CD (4	DDA E /
3	Reserved always reads 0		- DPA ExtraRW
2	Low Priority Arbitration Policy	7	DPA On/Off
	0 Fixed Priority		0 Ondefault
	1 Round Robindefault		1 Off
1	High Priority Arbitration Policy	6	DPA Bypass
	0 Fixed Prioritydefault		0 Normal default
	1 Round Robin		1 Bypass
0	Frame Buffer Memory Size Select	5-3	Reference Feedback Clock Delay
	0 8MBdefault		Maximum 2ns $default = 0$
	1 4MB	2-0	Reference Internal Clock Delay
			Maximum 2ns $default = 0$



Video Display and Capture Engine Registers

The PLE133 integrates video display and capture engines, which support YUV 4:2:2, YUV12 (planar) or YUV 4:1:1 data formats to accelerate software playback and video capture functions. Video images can be captured through a special video capture port or the PCI bus. Dual apertures on the PCI bus enable graphics and video data to be transported simultaneously without any software involvement. The video image can be smoothed through a programmable multi-tap filter to reduce the jig-jag effect after minification. The video data can be minified to save bus bandwidth or memory space and written into offscreen memory. The video display engine fetches YUV 4:2:2 or planar video data from offscreen memory and can be scaled up with linear interpolation in both X and Y directions. The video data stream is converted into a True Color RGB24 data stream and multiplexed with the graphics data. Two live video windows can be supported. The graphics data and video data can be handled smoothly in different color depths with color key support. A hardware anti-tear mechanism prevents the tearing effect due to frame buffer update and eases the burden of software to flip the page. Since the hardware synchronizes the capture or PCI video address pointer with the playback VSYNC, the built-in algorithm ensures the playback frame buffer is free from the frame update. For the parameters defined here, refer to the following figures.

Note that W1' is defined for the anti-tearing function. W1 is the first live video storage area and W2 is the second live video storage area. W1 could be in either packed pixel or planar format, while W2 can only be packed pixel mode. If W1 is in packed pixel mode, then W1-U and W1-V are not used. If W1 is in planar mode, then W1-Y is the first live

video Y-component storage area, and W1-U (V) is the first live video U (V) -component storage area. In the following register definitions, a register with W1 (W2) indicates that this parameter is applicable to the first (second) live video window only.





Figure 7. Frame Buffer Parameters



1: CR92-CR91, 2: 3X58E-CR8D, 3: CR8B-CR8A, 4: CR87-CR86, 5: CR89-CR88, 6: CR8D-CR8C, 7: SR90-SR8F, 8: SR94-SR93

Figure 8. Live Video Display Parameters



<u>CR81-8</u> 15	80 – Window 1 Horizontal Scaling FactorRW Horizontal Minify / Zoom Enable 0 Horizontal Zoom Enabledefault 1 Horizontal Minify Enable Minify Enabled:	CR89-86 – Window 1 Video Window StartRW 31-28 Reservedalways reads 0 27-16 Video Window Vertical Start In pixel delays from the edge of VSYNC 15-12 Reservedalways reads 0
14-13	Tap 1	11-0 Video Window Horontal Start
	Horizontal Minify Integer (Inverter), Hsrc/Hdst – 1	In pixel delays from the rising edge of HSYNC
9-0	Horizontal Minify Factor, (Hdst/Hsrc) * 1024	
13-0	Zoom Enabled: Horizontal Zoom Factor, (Hdst/(Hsrc-2)-1) * 1024	CR8D-8A – Video Window EndRW 31-28 Reservedalways reads 0 27-16 Video Window Vertical End
CR83-8	32 – Window 1 Vertical Scaling FactorRW	In pixel delays from the edge of VSYNC
15	Vertical Minify / Zoom Enable	15-12 Reserved always reads 0
	0 Vertical Zoom Enabledefault1 Vertical Minify Enable	11-0 Video Window Horontal End In pixel delays from the rising edge of HSYNC
14	Vertical Filtering	
	0 Disabledefault1 Enable	
13-10	Reserved always reads 0	
9-0	Vertical Minify / Zoom Factor (Vdst/Vsrc) * 1024	



CR8F-	8E – Video Display Engine FlagsRW	CR95 -	- Video Window Line Buffer ThresholdRW
15	Planar Capture Mode	7	Line Buffer Level Bit-8 (used with CR96)
13	0 Planar 420 Capturedefault	6-0	W1 / W2 Line Buffer Request Threshold Value
	1 Planar 422 Capture	0-0	When the line buffer is less than this value, a memory
1.4			
14	VSYNC Test / Graphics Engine Reset		request will be issued. The value programmed in this
	0 Disabledefault		register must be less than the line buffer level (see
12	1 Enable		bit-7 and CR96).
13	Edge Recovery Algorithm Control	CR96 -	- Window 1 / W1-Y Line Buffer Level Control RW
	0 Disabledefault		Line Buffer Levels (bit-8 is in CR95[7])
	1 Enable	/-0	
12	Window 1 Vertical Interpolation		RGB8: $(pixel # + 2) / 8$ rounded up
	0 Disabledefault		YUV 4:2:2: (Pixel # + 2) / 4 rounded up
	1 Enable		For W1-U or W1-V, the level is this value divided by
11	Window 1 Horizontal Interpolation		4 or 16, depending on the panar format (YUV12 or
	0 Disabledefault		YUV9)
	1 Enable	CD07	Video Display Engine Flags DW
10	CSC / Bypass Select		- Video Display Engine FlagsRW
	0 CSCdefault	7	Start Address Reload Control
	1 Bypass		0 CR94[4]=0 address can be reloaded any time
9	Line Toggle for Line Buffer		1 CR94[4]=0 only reloaded during Vsync
	0 Normaldefault		x CR94[4]=1 address not reloaded
	1 Toggle (Reversed)	6	Video Start Reference Select
8	Reserved always reads 0		0 HSYNC / VSYNC default
7-5	Window 1 HDEO Delay Adjust default = 4		1 Use fixed signals (fixed relationship with HDE
4	Video Window 1		and VDE) as video start reference
	0 Disabledefault	5	Address Point Invert
	1 Enable		0 Normal default
3	CCIR-/ DTV Input Video Data Control		1 Invert
	0 CCIR Format default	4	Odd / Even Invert (Anti-tearing)
	1 DTV Format		0 Normal default
2-1	W1 / W2 Line Buffer Page Break Level Control		1 Invert
	00 8 levelsdefault	3	Playback Test Mode Select (RGB Data Select)
	01 16 levels	2	Playback Test Mode
	1x 32 levels		0 Disabledefault
0	Video Window 2		1 Enable
	0 Disabledefault	1	Anti-tearing Sync Select
	1 Enable		0 VGA Vsync default
			1 Playback Vsync
CR91-9	90 – Window 1 / W1-Y Row Byte OffsetRW	0	Anti-tearing
15-14	Reserved always reads 0		0 Disable default
13-0	Video Row Byte Offset		1 Enable
	Programmed with the number of bytes in a row		This bit is automatically disabled if there is only one
CD04.0	04 W 1 4 / W 4 W 8 P 1 6 / A 1 1 DW		video stream and dual live video mode is enabled. In
	92 – Window 1 / W1-Y Video Start AddressRW		this mode, the even field is used for one live video
	Reserved always reads 0		stream and the odd field is used for the other live
20	Used with CR97 bit-7		video stream.
19-0	Video Start Addres (in bytes)	CDOA	09 Conture Video Start Address DW
			98 – Capture Video Start AddressRW
			Reserved always reads 0
		19-0	Capture Video Start Address
			Controlled by SRBE (3C5 index BE).



<u> 1898 - </u>	<u>- Video Display Statusl</u>	<u> twc</u>
7	Capture Interrupt	
	0 Disabledo	efault
	1 Enable	
6	Capture Interrupt Clear Write 1 to	Clear
5	VGA Vertical Blank	RO
4	Capture Interrupt Status	RO
3	Display Double Buffer Status	RO
2	VDQ (Capture FIFO) Empty	RO
1	Capture VSYNC Status	RO
0	Capture Video Display Enable (VDE) Status	RO

<u> </u>	<u>– Capt</u>	<u>ure Control I</u>	<u> RW</u>
7-6	Fran	ne Capture Control	
	00	Interlace Capture	default
	01	Even/odd 60fps capture	
	10	Even field 30fps capture	
	11	Odd field 30fps capture	
5	Exter	rnal HDE Select	
	0	Use Internal HDE	default
	1	Use External HDE	
4	Capt	ure Enable	
	Ō	Disable	default
	1	Enable	
3	Genl	ock Enable	
	0	Disable	default
	1	Enable	
2	Moti	on Effect Algorithm	
	0	Skip 2 lines	default
	1	Skip 1 line	
1	Capt	ure Hsync Polarity	
	Ō	Normal	default
	1	Invert	
0	Capt	ure Vsync Polarity	
	Ō	Normal	default
	1	Invert	



<u>CR9D</u> -	- Capt	ure Control 2RW
7	Capt	ure DTV / CCIR Format Select
	Ô	CCIRdefault
	1	DTV
6-4	Horiz	zontal Filter Tap
	0xx	Bypassdefault
	100	2 Tap
	101	3Tap
	110	5 Tap
	111	9 Tap
3	UV S	wap
	0	Normaldefault
	1	Swap
2	YUV	Swap
	0	Normaldefault
	1	Swap
1	Philip	os 9051 Format Select
	0	Normaldefault
	1	UV9051 Format
0	TV 8	-Bit Control
	0	16-bit capture inputdefault
	1	8-bit capture input
CDAE	~	
		ure Control 3RW
7-6		ure Input Data Mode
		YUV 4:2:2default
	01	YUV 4:1:1
	10	RGB 565
_		-reserved-
5		Clock Double
	0	Normaldefault
	1	Double
4	-	ure Clock Polarity
	0	Normaldefault
	1	Invert
3-2		ure Clock Delay Select
	00	No delaydefault
	01	3 ns
		6 ns
	11	9 ns
1	•	c Delay
	0	Normaldefault
0	1	Delay
0		Frame Start and Busy
	0	PCI Video Not Busydefault
	1	PCI Video Busy

7-6	Capture Interrupt Source			
	00	Capture vsync defaul		
		Capture even field		
	10	Capture odd field		
	11	Capture blank		
5	IBM MPEG2 Mode Enable			
	0	Normal defaul		
	1	IBM MPEG2 Mode		
4	Production Test Mode for Capture			
	0	Normal defaul		
	1	For test purposes, the ESYNC# pin is used		
		instead of capture Vsync and EDCLK# is used		
		instead of external CLK		
3-1	Capture Clock Divide Factor Select			
		are clock divide factor when the internal pixe		
		is source:		
		Divide by 1 defaul		
		Divide by 2		
		Divide by 3		
		Divide by 4		
		Divide by 5		
		Divide by 6		
		Select 14.318 MHz Clock		
		Select 28.636 MHz Clock		
0	Capture Clock Select			
		Use external capture clockdefaul		
	1	Use internal pixel clock divided by the factor		
		above		



CRA1-	A0 – Capture Vertical TotalRW
15-11	Reserved always reads 0
10-0	Capture Vertical Total
CRA3-	A2 – Capture Horizontal TotalRW
15-9	Reserved always reads 0
8-0	Capture Horizontal Total
CRA5-A	A4 – Capture Vertical StartRW
	Reserved always reads 0
	Capture Vertical Start
	A6 – Capture Vertical EndRW
15-11	Reserved always reads 0
10-0	Capture Vertical End
	A8 – Capture Horizontal StartRW Reservedalways reads 0 Capture Horizontal Start
CRAB-	AA – Capture Horizontal EndRW
15-10	Reserved always reads 0
9-0	Capture Horizontal End
CRAC -	- Capture Vertical Sync Pulse WidthRW
7-4	Reserved always reads 0
3-0	Capture Vertical Sync Pulse Width
	- Capture Horizontal Sync Pulse WidthRW
7-6	Reserved always reads 0
5-0	Capture Horizontal Sync Pulse Width

CRAE	– Cap	ture CRTC ControlRW
7	Time	Base
	0	One Time Base default
	1	Two Time Base
6	Fran	ne Reset
	0	Field reset default
	1	Frame reset
5	Capt	ure Clock Divide by 2
	0	Select original capture clockdefault
	1	Select inverted capture clock before divide by
		two
4	Odd	/ Even Field Invert
	0	Normal default
	1	Invert
3	CRT	C Hsync Load
	0	Enable default
	1	Disable
2		C Vsync Load
	0	Enable default
	1	Disable
1		C Horizontal Reset
	0	Enable default
	1	Disable
0		C Vertical Reset
	0	Enable default
	1	Disable
CRAF	– Capi	ture CRTC ControlRW
7		o Exist Select
•	0	Video exist capture default
	1	Always capture
6	Capt	ure Sync and Direct
	0	Inputdefault
	1	Output
5	Rese	•
4	Capt	ure CRTC Input Clock Mode
	Ō	Normal default
	1	Clock divided by 2 when in 8-bit pixel bus
		mode
3	Exte	rnal CRTC Input Clock Mode
	0	Clock devided by 1default
	1	Clock devided by 2
2	Exte	rnal Pixel Clock Mode
	0	Clock devided by 1default
	1	Clock devided by 2
1	CRT	C Mode
	0	Targa Mode default
	1	XPCV Mode
0	MPE	G2 Vsync Select
	0	Original Vsync default
	1	Field ID



CRB1-B0 – Capture Horizontal Minify FactorRW 15 Reservedalways reads 0 14-10 Planar Capture FIFO Level (for both U and V) 9-0 Capture Horizontal Minify Factor CRB3-B2 – Capture Vertical Minify FactorRW 15 Reservedalways reads 0 14-10 Planar Capture FIFO Threshold (for both U & V) 9-0 Capture Vertical Minify Factor	CRBB-BA – Chromakey Comp Data 0 Low
	5 Video WBUF StatusRO
CRB5-B4 – DST Pixel Width CountRW 15-12 Reserved always reads 0 11-0 DST Pixel Width Count CRB7-B6 – DST Pixel Height CountRW	0 Empty
15-11 Reservedalways reads 0 10-0 DST Pixel Height Count	0 Offdefault 1 On
CRB8 – Capture FIFO Control 1RW 7-6 Capture FIFO Page Break	1 Flicker-Free Function 0 Disable
00 8 leveldefault	CRBF – Display Engine Flags 4RW
01 16 level 1x 32 level	7 Video Line Buffer Read Reset Select default = 0
5 Interlace Double Buffering	6-4 Window 2 Video Data Format 000 YUV 422
	2-0 Window 1 Video Data Format
CRB9 – Capture FIFO Control 2RW	000 YUV 422 default
7 ENNENZOOM 6 Planar 422 Display 0 Disable	001 -reserved- 010 RGB 16 011 -reserved- 1xx -reserved-
Indicate which window is in planar mode 4-0 Capture FIFO Request Threshold Control 0 Targa Modedefault 1 XPCV Mode	



Digital TV Control Registers

CRD3-I	D0 – VGA / Digital TV Sync Control 1RW
31-27	Reserved always reads 0
26-16	Vertical Data Load
15	VGA Slave Mode for DTV
	0 Disabledefault
	1 Enable
14	H/V Data Load
	0 Disabledefault
	1 Enable
13	Digital Hsync Direction
	0 Inputdefault
	1 Output
12-9	Reserved always reads 0
8-0	Horizontal Data Load

(see also CRD8, Digital TV Interface Control)

VGA Extended Registers - CRTC Shadow

Read/Write of Shadow registers is controlled by extended register GR30[6] (port 3CE/3CF index 30h). If GR30[6]=1, read/write operations to CRTC indices 0, 3-7, 10-11, and 16 are performed to the shadow registers instead of to the normal registers. Bit definitions for these registers are identical to the standard CRTC register set.

CR00 – Shadow Horizontal Total	RW
CR03 – Shadow Horizontal Blank End	RW
CR04 – Shadow Horizontal Retrace Start	RW
CR05 – Shadow Horizontal Retrace End	RW
CR06 - Shadow Vertical Total	RW
CR07 - Shadow Overflow	RW
CR10 - Shadow Vertical Retrace Start	RW
CR11 - Shadow Vertical Retrace End	RW
CR16 – Shadow Vertical Blanking End	RW



3D Graphics Engine Registers

This section describes how to program the PLE133 graphics engine for different operations. When the Setup Engine is to be used, the following steps should be taken to perform the drawing functions:

- Software sets up the drawing environment.
- Software issues a drawing command.
- Software continuously sends triangles to Setup engine.
- Software sends a triangle with last flag set or a null triangle to Setup engine to signal end of operation.

Operational Concept

From a programmer's point of view, operations that can be applied to the PLE133 fall into the following categories:

- Reset: This operation resets the GE to default status.
- Status: This operation returns the GE status.
- Drawing Environment: The operations set environment for drawing.
- Frame Buffer Control: The operations set control for the frame buffer.
- Drawing: Draw an object.
- Geometry Primitives: Describe a geometry primitive.

Drawing Environment defines a set of conditions that decide the operations to be applied to each pixel. Drawing Environment operations are straight-forward. There is a group of registers that defines the drawing environment. By directly setting these registers, a program can control the drawing environment.

Frame Buffer Control decides how to access the frame buffer. Like the Drawing Environment, there is a group of registers that define the frame buffer access. By directly setting these registers, a program can control frame buffer access.



Drawing

Bitblt - Frame Buffer to Frame Buffer

Blt operation may involve a pattern. If it does, and the pattern is stored in the frame buffer, the pattern parameters (P1, P2, P3) must also be set. The following registers must be set to provide the source and destination rectangles of blt: Ps1, Pd1, Ps2, and Pd2. These registers can be set in any order. If a register is set several times, only the last one is effective. After all the registers are set, the program starts blting by writing a blt command to Command Register.

Bitblt - CPU to Frame Buffer

The operation for blting from the CPU is similar to the blting from the frame buffer except that Ps1 and Ps2 are not needed and the data from the CPU must immediately follow the setting of the Command Register.

For all commands that require data from the CPU, the command and data are considered atomic; i.e., the data should follow the command immediately and no other command or parameter can be placed in between. The data can be written to Data Register III and IV. Alternatively, it can be written to a memory-mapped space designated by PLE133 apertures. The same rule applies to drawing text from the CPU to the frame buffer.


Text

Text glyph can be from the CPU or the frame buffer. When the glyph is from the CPU, the registers to be set are Pd1 and Pd2 for text location. When the glyph is stored in the frame buffer, the registers to be set are Ps1, Ps2, Pd1, and Pd2 to provide both the glyph and text locations. These registers can be set in any order. If a register is set several times, only the last one is effective. After all the registers are set, the program starts blting by writing a text command to Command Register.

The major difference between text and Blt is that a text source data is 8-bit aligned while the bitblt is 64-bit aligned. That is, for text, each new line starts at the byte boundary, while for a bitblt, at the 64-bit boundary.

A Note on CPU as the Source of Operation

Any operation that uses the CPU as the source of operation (such as the Blt shown in section x) requires the host CPU to feed data into data registers III and IV (BA+56 and 60). Since the PLE133 is using the 64-bit internal data path, any data (32-bit) from the CPU will be packed into 64-bit before use. Therefore, there are two registers for the CPU to write. These two registers are arranged as shown in the following diagram.



Writing to Data Register IV triggers data in both registers to be sent to the engine for processing. However, the hardware may expose the two registers as a mapped space to save software from toggling between the two registers.

Geometry Primitive

To draw a geometry primitive, the host must issue a drawing command by writing to the Command Register first and then set up the geometry as described in later in this document.



Geometry Primitives

The PLE133 supports the following geometry primitives: line, and polygon. Each geometry primitive can be further modified for 3D, shading, and texture mapping. A different mechanism, called sequential loading, performs the geometry primitive set up operation.

Loading Mechanism

There are two ways to set up a geometry primitive, random loading and sequential loading. Like the random access, the order is not important in random loading, but the address is. Writing to a certain address in the register space causes a certain pre-determined action. On the other hand, like sequential access, the order decides the data semantics in sequential loading. The PLE133 uses sequential loading in the Rasterization Engine and the Setup Engine.

In the PLE133, parameters don't have to be the fixed addresses. PLE133 parameters are treated as a data stream and interpreted based on the type of primitive. Parameters must be set in a stream as follows:

Stream Bytes	0	4	4+P1	4+P2	 4+Pn
Data	Stream Head	Parameter 1	Parameter 2	Parameter 3	 Parameter n+1

P1 is the number of bytes for parameter 1, P2-P1 for parameter 2, etc.

For the Rasterization Engine, there are 9 kinds of parameters: Bresenham Edge, DDA Edge, Z, Texture, Perspective, Color, Specular/fog Start, Specular, and Fog. Parameters must appear in the following order:

Edge(Major), Texture, Perspective, Color, Specular/fog Start, Specular, Fog, Z, Edge(Minor)

There are two kinds of edges and only one kind can appear in a parameter stream. Bresenham Edge can only appear in 2D primitives (without values for iterators).

For the Setup Engine, there is only one kind of parameter: vertex. However, each primitive could have one or three vertices. The size of each vertex is variable depending on triangle attribute.

Only polygon and line primitives can use this sequential loading feature. In the following sections, each primitive is addressed in detail.



Polygon

General polygons can only be drawn by directly using the Rasterization Engine. In the PLE133, all polygons must be Y-monolithic, meaning, when walking from the vertex with minimal Y to the vertex with maximum Y, the Y coordinates of the vertices are monolithically increased. A polygon is drawn by drawing a series of segments:

Sequence	Content
0	Drawing Command (Polygon)
1	Full Polygon Segment
2	Polygon Segment (Full or Partial)
3	Polygon Segment (Full or Partial)
n	Polygon Segment (Full or Partial) or a Null Primitive


A partial segment consists of only one primitive type and one minor edge parameter. A full segment consists of one primitive type, edge parameter(s), and interpolation parameters (Z, color, texture, etc.). The rule is whenever a new major edge is in the segment a full segment must be used, otherwise a partial segment has to be used.

Most bit fields in primitive type define the data to be loaded to Rasterization Engine. If the "Re-load" bit is set, they also define the data set to be passed to Pixel Engine. The primitive type of the first and only the first segment must have the "Re-load" bit set to signal Rasterization Engine the data set to be passed to Pixel Engine. The primitive type of the last and only the last segment must have the "Last" bit set to signal the end of the sequence. The last of the primitive can be a Null primitive (others must be polygon). Null primitive has no parameter.

This mechanism can be used to draw a single polygon, as well as multiple polygons with the same attributes (e.g. 3D texture mapped). All that is required is that somewhere in the sequence we pass a full segment with starting edges of a new polygon.

The following example shows how to draw two shaded polygons.

Sequence	Content	
0	Drawing Command	
1	Full Segment including	
	Primitive Type: Re-loading, Major & minor edge, color	
	Major edge L1	
	Color Parameter for L1	
	Minor edge L2	
2	Partial Segment including	
	Primitive Type: minor edge	
	Minor Edge L3	
3	Full Segment including	
	Primitive Type: Major edge, color	
	Major Edge L4	
	Color for L4	
4	Partial Segment including	
	Primitive Type: Minor edge	
	Minor Edge L5	
5	Full Segment including:	
	Primitive Type: Major & minor edge, color, negative scan	
	direction	
	Major edge L6	
	Color Parameter for L6	
	Minor edge L7	
6	Partial Segment including:	
	Primitive Type: Minor edge, "Last"	
	Minor Edge L8	



The following sections are about complete segments (a full segment with both major and minor edges) with different attributes. A normal full segment may not have the minor edge parameter. A partial segment has no other parameters except the minor edge.



2-D

5	Minor Edge Parameter

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Minor Edge Parameter

<u>3-D</u>

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Minor Edge Parameter

Texture Mapped

Without perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Texture Coordinate Parameter
3	Optional Auxiliary Texture Data Parameter for
	linear interpolation
4	Minor Edge Parameter

With perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Texture Coordinate Parameter
3	Auxiliary Texture Data Parameter
4	Perspective Factor Parameter
5	Minor Edge Parameter

Shaded

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Color Parameter
3	Alpha Parameter
4	Minor Edge Parameter

3-D Texture Mapped

Without perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Z Parameter
3	Texture Coordinate Parameter
4	Optional Auxiliary Texture Data Parameter for
	linear interpolation
5	Minor Edge Parameter

With perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Z Parameter
3	Texture Coordinate Parameter
4	Auxiliary Texture Data Parameter



3-D Shaded

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Z Parameter
3	Color Parameter
4	Alpha Parameter (optional)
5	Minor Edge Parameter

Texture Mapped Shaded

Without perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Texture Coordinate Parameter
3	Optional Auxiliary Texture Data Parameter for
	linear interpolation
4	Color Parameter
5	Minor Edge Parameter

With perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Texture Coordinate Parameter
3	Auxiliary Texture Data Parameter
4	Perspective Factor Parameter
5	Color Parameter
6	Alpha Parameter (optional)
7	Minor Edge Parameter

3-D Texture Mapped Shaded

Without perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Z Parameter
3	Texture Coordinate Parameter
4	Optional Auxiliary Texture Data Parameter for linear interpolation
5	Color Parameter
6	Alpha Parameter (optional)
7	Minor Edge Parameter

With perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Z Parameter
3	Texture Coordinate Parameter
4	Auxiliary Texture Data Parameter
5	Perspective Factor Parameter
6	Color Parameter
7	Alpha Parameter (optional)

Triangle

Triangles can be drawn using the Polygon Mechanism described above. Additionally, triangles can also be drawn by using the Setup Engine if they meet certain criteria. Triangles and polygons can also be freely mixed in a drawing sequence. The PLE133 supports stand-alone triangles as well as a triangle list in a sequence as follows:

Sequence	Content
0	Drawing Command (Polygon)
1	Triangle primitive
2	Triangle primitive
3	Triangle primitive
1	Triangle primitive

Each primitive consists of a triangle attribute and one or three vertices. The order of the data in each primitive is: Triangle Attribute, Vertex 0, Vertex 1 (optional), Vertex 2 (optional). Whether vertices 1 and 2 are to be loaded depends on the Triangle Attribute. Writing to BA+192 triggers a loading sequence in the Setup Engine. The order of the data in a vertex is: Z, RGBA, UV, W, XY. Not every one has to appear in every vertex. Whether a particular item is present in a vertex is decided by the Triangle Attribute. For example, the Data in a stream for a texture mapped triangle strip may look like: Triangle Attribute, U0V0, X0Y0.

Due to the limited precision of the setup engine, only triangles smaller than a certain size will be passed. Software will only pass triangles smaller than 64x128 or 128x64 to the hardware. Also, delta values of RGBAUVZ across a triangle will be less than 128. There is no limitation on the delta of W since it is impossible to exceed 1.

Line

Parameters for line primitives are very similar to their polygon counter-parts. The differences are as follows:

There are only major edge parameters.

All the dXm values (dRm, dUm, etc.) are ignored.

The following example shows these differences for a texture mapped primitive:

Sequence	Polygon Content	Line Content
0	Drawing Command	Drawing Command
1	Primitive Type	Primitive Type
2	Major Edge	Major Edge
3	Texture Parameter	Texture Parameter
4	Minor Edge	

Using the same mechanism for multiple polygons, multiple lines can also be drawn by issuing one drawing command.



Synchronization

Reset and status operations can be performed in any order and at any time including in the middle of another operation. However, be aware of the consequence (reset) and what to expect (status).

Generally, Drawing Environment and Frame Buffer Control operations should be performed before the drawing operation to take effect.

The primitive operation is considered atomic; i.e., no other operation (except for status and reset) can be performed inside a Geometry Primitive operation.

Functional Blocks

The PLE133 hardware is divided into 6 major functional blocks. They are:

- Bus Interface (BI)
- VGA core (VGA)
- Setup Engine (SE)
- Rasterization Engine (RE)
- Pixel Engine (PE)
- Memory Interface (MI)

Each functional block conceptually works independently of other blocks. The term "Graphics Engine (GE)" indicates the combination of the Setup Engine, the Rasterization Engine, and the Pixel Engine.

Bus Interface

The bus interface block connects the AGP bus on one side and the GE and VGA on the other side.



Span Engine

PS1, PS2, PD1, and PD2 are used in blt and text operations to define source and destination rectangles.

GEbase	e + 0 - Parameter Source 1RW
31-28	Reserved always reads 0
27-16	Y-coordinate Parameter Source 1 Start
	High 12 bits of parameter source 1 starting address in
	Y coordinate
15-12	Reserved always reads 0
11-0	X-coordinate Parameter Source 1 Start
	Low 12 bits of parameter source 1 starting address in
	X coordinate
GEbase	X coordinate + 4 - Parameter Source 2RW
31-28	e + 4 - Parameter Source 2RW
31-28	e + 4 - Parameter Source 2 RW Reserved always reads 0
31-28	Reserved always reads 0 Y-coordinate Parameter Source 2 Start
31-28 27-16	Reserved always reads 0 Y-coordinate Parameter Source 2 Start High 12 bits of parameter source 2 starting address in
31-28 27-16	Reserved always reads 0 Y-coordinate Parameter Source 2 Start High 12 bits of parameter source 2 starting address in Y coordinate
31-28 27-16	Reserved always reads 0 Y-coordinate Parameter Source 2 Start High 12 bits of parameter source 2 starting address in Y coordinate Reserved always reads 0

GEbase	+ 8 - Parameter Destination 1RW
31-28	Reserved always reads 0
27-16	Y-coordinate Parameter Destination 1 Start
	High 12 bits of parameter destination 1 starting
	address in Y coordinate
15-12	Reserved always reads 0
11-0	X-coordinate Parameter Destination 1 Start
	Low 12 bits of parameter destination 1 starting
	address in X coordinate
	address III A coordinate
<u>GEbase</u>	+ C - Parameter Destination 2RW
31-28	+ C - Parameter Destination 2RW
31-28	+ C - Parameter Destination 2RW Reservedalways reads 0
31-28	+ C - Parameter Destination 2
31-28 27-16	+ C - Parameter Destination 2
31-28 27-16	+ C - Parameter Destination 2

address in X coordinate



Graphics Engine Core

<u>GEbase</u>	<u> + 10 -</u>	Right View Display Base AddressRW
31	Right	View Active
	0	Inactive (use VGA style for display start
		address)default
	1	Active (use the base register address in this
		register for the display starting address)
30-24	Reser	ved always reads 0
23-0	Right	View Display Starting Address
Writing	to this	register sets Status Register bit-21 to 0 Later

Writing to this register sets Status Register bit-21 to 0. Later when the address is used to display a frame, the status bit is changed to 1.

GEbase + 14 - Left View Display Base AddressRW

31 Left View Active

- O Disable (only Right View Display Starting Address is used)......default
- 1 Enable (Right View Display Starting Address is used for the right view and this register for the left view; hardware will use these two addresses alternately)

30-24 Reserved always reads 0 **23-0 Left View Display Starting Address**

Writing to this register sets Status Register bit-20 to 0. Later when the address is used to display a frame, the status bit is changed to 1.

GEbase	+ 18 – Block Write Start AddressRW
31	Linear Mode
	0 Fill a rectangle areadefault
	1 Fill a linear area
30-24	Reserved always reads 0
23-0	Starting Address (in multiples of 64 bytes)

GEbase + 1C - Block Write Area / End Address.....RW

Rectangle Area Fill Mode 31-28 Reserved

31-28	Reserved always reads 0
27-16	Height of the Area
15-12	Reserved always reads 0
11-0	Width of the Area (in bytes)
	Stride is Destination Stride in port 21C0h

Linear Area Fill Mode

31-0 End Address (in multiples of 64 bytes inclusive)

Writing to this register triggers a Memory Set operation. Color for this operation is specified in the Foreground register.



GEbase + 20 - Graphics Engine Status.....RO

Writing to this register resets the GE.

31 Bresenham Engine Status

- 0 Idle
- 1 Busy

30 Setup Engine Status

- 0 Idle
- 1 Busy

29 SP / DPE Status

- 0 Idle
- 1 Busy

28 Memory Interface Status

- 0 Idle
- 1 Busy (access for screen refresh doesn't count)

27 Command List Processing Status

- 0 Idle
- 1 Busy

26 Block Write Status

- 0 Idle
- 1 Busy

25 Command Buffer Status

- 0 Not full
- 1 Full

24 Reserved always reads 0

23 PCI Write Buffer Status

- 0 Empty
- 1 Not empty

22 Z Check Status

- Engine busy: All Z tests performed so far have failed in the command being executed.
 Engine idle: All Z tests performed in the last command have failed.
- 1 Otherwise

Logically, this bit is the OR of all Z test results performed in the latest command

21 Effective Status

- O Current display base register is not yet effective (the frame is not displayed)
- 1 It is effective

20 Left View Status

- O Current display base register is not yet effective (the frame is not displayed)
- 1 It is effective

19 Last View Displayed / Being Displayed

- 0 Right View
- 1 Left View

18-11 Reserved always reads 0

10-0 Scan Line Currently Being Displayed

There are two input FIFOs to buffer data and commands from the host, the Command FIFO (8 levels deep) and the Bresenham FIFO (2 levels deep). Drawing commands, Drawing Environment, and Frame Buffer Control are routed through the Command FIFO. Primitive Type and Geometry Primitives are routed through the Bresenham FIFO. Commands in the Command FIFO don't take effect until a prior command is executed or the task in progress is finished. Parameters in the Bresenham FIFO don't take effect until a prior parameter is phased out (reaches the end of an edge).



GEbase	e + 24 -	- Graphics Engine Co	ntrolWO
7	Reset		
	0	Normal operation	default
	1	Reset all internal regis	sters and pointers. Reset
		is performed by settir	ng this bit to 1 and then
		back to 0.	
6-4	Reser	ved	always reads 0
3-0	Debu	g Module Select	default = 0
		Module to Debug	GE Register 28
	000	None	undefined
	001	Setup Engine	SE Status
	010	Rasterization Engine	RE Status
	011	Pixel Engine	PE Status
	100	Memory Interface	MI Status
	101	Cmd List Ctrl Unit	Cmd List Start Address
	110	Cmd List Ctrl Unit	Cmd List End Address
	111	-reserved-	n/a

<u>GEbase + 28 – Graphics Engine DebugRO</u>

31-0 Engine Module Status

(See register 24 bits 3-0 above)

GEbase + 2C - Graphics Engine Wait MaskRW


31-0 Wait Mask

When writing to this register, hardware will monitor the value of M (Wait Mask & Status). If M is not 0, the Graphics Engine (including the RE, SE, PE, and MI) will not accept new registers from the host CPU or AGP bus. This register is cleared by the hardware when M=0. Only bits 31-28, 26, 23, and 21-20 are effective (all other bits are ignored).



Graphics Engine Organization

The PLE133 Graphics Engine consists of the following units: Setup Engine, Rasterization Engine, and Pixel Engine. These units are organized as follows:



The interfaces among the components are:

- AGP to Pixel Engine: Set drawing environment registers.
- AGP to Rasterization Engine: Set primitives: edge walking, slopes.
- AGP or Setup Engine: Set vertices, culling info.
- Setup Engine to Rasterization Engine: Set primitives: edge walking, slopes.
- Rasterization Engine to Pixel Engine: Pixel Data, addresses and coordinates.
- Pixel Engine to Memory Interface: Addresses and coordinates, pixel data.

Each unit performs the following functions:

- Setup Engine: Back face culling, slope calculation.
- Rasterization Engine: Edge walking, color interpolation, Z, texture coordinates, perform perspective correction.
- Pixel Engine: Generate addresses and coordinate for all memory accesses: read/write Z, read texture, read source/destination, write destination (draw buffer), 2-D functions, bi/tri-linear interpolation, blending and modulation, ROP, Z test, alpha test, transparency, etc.

When the Setup Engine is to be used, the following steps should be taken to perform drawing functions:

- S/W sets up the drawing environment.
- S/W issues a drawing command.
- S/W continuously sends triangles to the Setup Engine (or primitives to the Rasterization Engine).
- S/W sends a triangle with last flag set or a null triangle to the Setup Engine to signal the end of the operation (or its equivalent to the Rasterization Engine).

Triangles sent to the Setup Engine can be interleaved with primitives sent to the Rasterization Engine in step 3 above.

The Setup Engine uses the same sequential loading mechanism as in the Rasterization Engine. The order of loading is: Triangle Attribute, Vertex 0, Vertex 1 (optional), Vertex 2 (optional). Whether vertex 1 and 2 are to be loaded depends on the Primitive Type. Writing to BA+4Ch triggers a loading sequence to the Setup Engine. The order of data in a vertex is: RGBA, SrgbF, W, UV, Z, XY. Not every one will appear in every vertex. Whether a particular item will be present in a vertex is decided by the Triangle Attribute. For example, the data in a stream for a texture mapped triangle strip may look like: Triangle Attribute, U0V0, X0Y0.

GEbase + 2C - Setup Engine StatusRO

31-0 Overflow Status

This register records setup engine overflow status. For every triangle, the entire register is shifted left one bit with bit-0 then set to reflect whether the triangle has slope overflow. This register is usefuil for debugging purposes. This register resides in the VGA address space and is not decoded by the setup engine.



Setup Engine Registers

GEbase	+ 30 -	- Setup Engine Primitive Attribute	RW
31		rameter	
	0	Absent	default
	1	Present (Setup Engine calculates Z slop	oe)
30	Textu	ire Parameter	
	0	Absent	default
	1	Present (SE calculates Z slope)	
29	Persp	ective Factor Parameter	
	0	Absent	default
	1	Present (SE calculates W slope)	
28	Color	· Parameter	
	0	Absent	default
	1	Present (SE calculates color slope)	
27	Speci	ılar Color Parameter	
	0	Absent	default
	1	Present (SE calculates specular slope)	
26	Fog F	Parameter	
	0	Absent	default
	1	Present (SE calculates fog slope)	
25	Step 1	Mode	
	0	Disable	default
	1	Enable (SE will process the next p	rimitive
		only when it finishes the current pr	
		There is no parallelism between primit	ives)
24-20	Reser	vedalways	
19-15	LOD	Adjust de:	fault = 0
	3.2 si	gned # to be added to calculate the LOD	value
14-7	Reser	vedalways	reads 0

6	Z Normalization (Setup Engine Only)
	0 Disable default
	1 Enable
5	Flat Mode (applies to diffuse color, alpha, specular
	color, and fog)
	0 Smooth color or no color default
	1 Flat color. SE sends only starting values to RE
4	Full Vertex Info
	0 Disabledefault
	1 Enable. Indicates that all vertex data are
	needed for the triangle. Software still needs to
	set bits 31-25. However in this case, the data
	order in a vertex is: X, Y, Z, W, RGBA,
	SrgbF, U, V. Even though the vertex actually
	contains all the data, software doesn't
	necessarily set this bit. When this bit is not
	set, hardware decodes vertex data as described
	in the Vertex Register descriptions.
3	Sub-Pixel Precision (Rasterization Engine Only)
	0 Disabledefault
•	1 Enable
2	Anti-Aliasing (RE Only)
	0 Disable (walk at pixel precision) default
1	1 Enable (walk at sub-pixel precision)
1	Auto Direction for Scan Line Ends (RE Only) 0 Disable default
	0 Disable default 1 Enable. Bits 31-2 must be 0. Scan order is
	passed to the Pixel Engine based on the
	comparison result of two end points instead of
	the bit in the Primitive Type register.
	Software should only use this bit for 2D
	polygons with Bresenham edge walking.
0	Bresenham Edge Walking (RE Only)
•	0 Use DDA to walk through edges default

This register is decoded by the Setup Engine and passed to the Rasterization Engine by the Setup Engine. This register and its equivalent part in the Rasterization Engine are "partially" pipelined in the sense that there are only two levels of pipe for this register in both engines while there are many levels for other data. The two levels are the decoding level and the execution level. Both the Rasterization Engine and the Setup Engine use this register to decide what kind of operation to perform and what kind of data stream to expect. It must be set before any parameter can be loaded.

edges

Use Bresenham algorithm to walk through



GEbase + 3C - Setup Engine Primitive Type......WO

Writing to this register signals the Graphics Engine to begin sequential loading. The engine will interpret the contents of this register and the Primitive Attribute register to decide the amount and types of parameters to expect. Like vertices, there is a FIFO for Triangle Attributes. The queue has three entries. Writing to this register adds it to the queue. The Setup Engine starts working whenever a triangle attribute is received and stops after it is finished processing a triangle with L=1.

31-30 Loading Target

- 00 Rasterization Engine. Send bits 19-0 to the RE. Sequential loading data will also be sent to the RE.....default
- 01 Setup Engine. Send bits 29-0 to the SE. Sequential loading data will also be sent to the SE. Internally, a flag is set to prevent the SE from decoding the data and sending it to the RE. The SE will clear this flag when it is idle.
- 1x -reserved-

29 Null Primitive

- 0 Regular Primitivedefault
- 1 Null Primitive

28 Last Primitive

- 0 Regular Primitivedefault
- 1 Last Primitive

27-26 Culling Attribute (Setup Engine Target Only)

- 00 No culling......default
- 01 Clockwise culling
- 10 Counter-clockwise culling
- 11 No culling
- 25 Reservedalways reads 0
- 24 (V2, V0) Edge Anti-Aliasing Flag default = 0
- 23 (V1, V2) Edge Anti-Aliasing Flag default = 0
- 22 (V1, V1) Edge Anti-Aliasing Flag default = 0
- 21 Full Vertices Information
 - O Partial Vertices Information. Two of the vertices are from the previous triangle. Only one vertex is to be loaded from the vertex queue to the working registers......default
 - 1 All vertices are new. All three working registers are to be loaded from the vertex queue.

20-19 Working Vertex Index

Index of the working vertex that is to be replaced. This field is always 0 if F = 1.

- **18-3 Reserved** always reads 0
- 2 Debug Control
 - 0 Discard triangle on overflow......default
 - 1 Draw triangle on overflow
- 1-0 Flat Color Vertex Index

Vertex index for flat color (Index of vertex whose color is passed to the RE as the starting color)

Vertex Registers

Inside the setup engine, one set of registers is provided to store the three vertices is is currently working on and an additional set is provided to store three pending vertices. Note that it doesn't always require 3 vertices to define a triangle (depending on the Triangle Attribute Register, it may be either 1 or 3 vertices).

Vertex information includes coordinate, texture, color, and depth. Some may be absent in a data stream. If any appear in a vertex, they must be present in the following order: Color, Specular Color, W, U, V, Z, X, Y. The formats are shown below:

<u>Vertex Register 1 - Color Value</u>

- 31-24 Alpha Value
- 23-16 Red Value
- 15-8 Green Value
- 7-0 Blue Value

Vertex Register 2 - Specular Color Value

- 31-24 Fog Value
- 23-16 Specular Red Value
- 15-8 Specular Green Value
- 7-0 Specular Blue Value

Vertex Register 3 - W Value

31-0 Texture W Coordinate. 32-bit floating # in (0, 1.0)

Vertex Register 4 - U Value

31-0 Texture U Coordinate. 32-bit floating number

Vertex Register 5 - V Value

31-0 Texture V Coordinate. 32-bit floating number

Vertex Register 6 - Z Value

31-0 Z Coordinate. 32-bit floating number

Vertex Register 7 - X Value

31-0 X Coordinate. 32-bit floating number

Vertex Register 8 - Y Value

31-0 Y Coordinate. 32-bit floating number

Floating Point Number Format

All floating point numbers are converted by on-chip hardware into internal fixed point integer format. All floating point numbers are specified in IEEE 32-bit floating point number format (shown below):

- 31 Sign
- **30-23** Exponent (excess-127 format)
- **22-0 Mantissa** (fractional part of a number in "1.nn" format where the integer part is always 1)



Rasterization Engine Registers

The major responsibilities of the Rasterization Engine are:

- Receive data from host: Set registers, sequential loading of parameters.
- Edge walking: Generate end points of polygon edges or pixels on a line.
- Interpolation: Calculate values such as texture coordinates on a polygon / line.
- Perspective correction: Perform perspective correction.

In the PLE133, the Rasterization Engine performs color (including alpha) interpolation, texture coordinate (perspective corrected) generation, Z coordinate interpolation, and texture gradient (perspective corrected) calculations.

Host access to the Rasterization Engine is by sequential writes to minimize AGP bandwidth requirements. This is not needed for the Setup Engine to access the Rasterization Engine. In addition, if sequential parameters were used to interface between the Setup Engine and the Rasterization Engine, it would incur extra cost for the Setup Engine to pack data and would also reduce performance. Therefore, the Setup Engine accesses working registers in the Rasterization Engine directly. To synchronize operation, hardware must wait until the Setup Engine becomes idle to accept data from the host to the Rasterization Engine.

Both Rasterization and Setup Engines share one interface to the AGP Write Buffer. The first reason is that both Rasterization Engine and Setup Engine use stream decoding to receive data from the host. Once they are inside a stream, they must act quickly to grab data to prevent other components from taking the data. Having two stream decoders in the graphics engine is a potential source for problems. The second reason is that both the Rasterization Engine and Setup Engine handle the same types of data. Coupling them tightly makes the design easier and reduces problems that arise from synchronization. The third reason is for better synchronization between the two engines.

The engine interfaces to the host through both random access registers and sequential loading. There are two random access registers: Primitive Attribute and Primitive Type. The Primitive Attribute register consists of most parameter information from the Rasterization Engine's Primitive Type and the Setup Engine's Triangle Attribute register.

The address space that can be used by sequential loading parameters is from Base Address + 40h to Base Address + FFh. Software should not use addresses outside this space for parameters. **Sequential loading must use the address in this space starting at 0x40H in ascending order.** For example, the first address must be 40h, the next must be 44h, etc. In order to give time to notify the other component to stop decoding, **address 40h is exclusively reserved for sequential loading.**



<u>£Ebase</u>	: + <u>30 –</u>	<u>- RE Primitive AttributeRW</u>
31	Z Par	ameter
	0	Absentdefault
	1	Present (Rasterization Engine calculates Z
		slope)
30	Textu	re Parameter
	0	Absentdefault
	1	Present (RE calculates texture info)
29	Persp	ective Factor Parameter
	0	Absentdefault
	1	Present (RE performs perspective correction)
28	Color	Parameter
	0	Absentdefault
	1	Present (RE calculates Gouraud color
		(RGBA))
27	Specu	lar Color Parameter
	0	Absentdefault
	1	Present (RE calculates specular color)
26	Fog P	arameter
	0	Absentdefault
	1	Present (RE calculates fog)
25	Step N	Mode
	0	Disabledefault
	1	Enable (RE will process the next primitive
		only when it finishes the current primitive. No
		parallelism exists between primitives)
24-20	Reser	ved always reads 0
19-15	LOD.	Adjust default = 0
		gned # to be added to calculate the LOD value
14-7		vedalways reads 0

6	Z Normalization (Setup Engine Only)
	0 Disable defau
	1 Enable
5	Flat Mode (applies to diffuse color, alpha, specula
	color, and fog)
	0 Smooth color or no colordefau
	1 Flat color. RE forces deltas to 0.
4	Full Vertex Info
	0 Disable defau
	1 Enable. Indicates that all vertex data ar
	needed for the triangle. Software still needs t
	set bits 31-25. However in this case, the dat
	order in a vertex is: X, Y, Z, W, RGBA
	SrgbF, U, V. Even though the vertex actuall
	contains all the data, software doesn't
	necessarily set this bit. When this bit is no
	set, hardware decodes vertex data as describe
	in the Vertex Register descriptions.
3	Sub-Pixel Precision (Rasterization Engine Only)
	0 Disabledefau
	1 Enable
2	Anti-Aliasing (RE Only)
	0 Disable (walk at pixel precision) defau
	1 Enable (walk at sub-pixel precision)
1	Auto Direction for Scan Line Ends (RE Only)
	0 Disable defau
	1 Enable. Bits 31-2 must be 0. Scan order i
	passed to the Pixel Engine based on th
	comparison result of two end points instead of
	the bit in the Primitive Type register
	Software should only use this bit for 21
	polygons with Bresenham edge walking.
0	Bresenham Edge Walking (RE Only)

This register is decoded by the Setup Engine and passed to the Rasterization Engine by the Setup Engine. This register and its equivalent part in the Rasterization Engine are "partially" pipelined in the sense that there are only two levels of pipe for this register in both engines while there are many levels for other data. The two levels are the decoding level and the execution level. Both the Rasterization Engine and the Setup Engine use this register to decide what kind of operation to perform and what kind of data stream to expect. It must be set before any parameter can be loaded.

edges

0 Use DDA to walk through edges......default1 Use Bresenham algorithm to walk through



GEbase + 3C – RE Primitive TypeWO

Writing to this register signals the Graphics Engine to begin sequential loading, but doesn't cause anything to be drawn.. The engine will interpret the contents of this register and decide the amount and types of parameters to expect.

31-30 Loading Target

- 00 Rasterization Engine. Send bits 19-0 to the RE. Sequential loading data will also be sent to the RE......default
- 01 Setup Engine. Send bits 29-0 to the SE. Sequential loading data will also be sent to the SE. Internally, a flag is set to prevent the SE from decoding the data and sending it to the RE. The SE will clear this flag when it is idle.

1x -reserved-

29 Null Primitive

- 0 Regular Primitivedefault
- 1 Null Primitive

28 Last Primitive

- 0 Regular Primitivedefault
- 1 Last Primitive

27-26 Operation Code (RE Target Only)

- 00 Linedefault
- 01 Polygon
- 1x -reserved-

25 Major Edge Parameter

- O Parameter is Absent (parameter stream doesn't include values for the iterators)......default
- 1 Parameter is Present (parameter stream also includes values for the iterators)

24 Major Edge Anti-Aliasing

- 0 Don't anti-alias major edge.....default
- 1 Anti-alias major edge (effective only if E = 1)

23 Minor Edge Parameter

- 0 Absentdefault
- 1 Present

22 Minor Edge Anti-Aliasing

- 0 Don't anti-alias minor edge.....default
- 1 Anti-alias minor edge (effective only if M = 1)

21 Scan Direction

- 0 Positive (Major edge = left edge)......default
- 1 Negative (Major edge = right edge)

20-16 Reserved always reads 0

15-0 End Coordinate default -= 0 End coordinate of the primitive (inclusive). 12.4

signed integer.



Bresenham Edge Parameters

Bresenham Edge parameters describe an edge of a primitive or a line.

DoubleWord 0 – Start Coordinates

31-16 Start YS1

Starting coordinate of the line in the Y direction (signed 12.4 number). The fractional part must be 0. This parameter is ignored in minor edges.

15-0 Start XS1

Starting coordinate of the line in the X direction (signed 12.4 number). The fractional part must be 0.

DoubleWord 1 – Drawing Direction / Bresenham Constant

31 YS Drawing Direction

- 0 Positive
- 1 Negative

30 XS Drawing Direction

- 0 Positive
- 1 Negative
- 29 Swap
 - 0 Normal (X / Y not swapped)
 - 1 X/Y swapped

28-16 Bresenham (or Modified) Constant

- 15-13 Reserved ignored
- 12-0 Bresenham (or Modified) Constant

DoubleWord 2 - Error Term / Strip Length

- 31-29 Reservedmust be written as zero
- 28-16 Initial Error Term
- **15-12 Reserved** must be written as zero
- 11-0 Strip Length

Strip length of modified Bresenham line.

DDA Edge Parameters

DDA Edge parameters describe an edge of a primitive or a line

DoubleWord 0 – Start Coordinates

31-16 Start YS1

Starting coordinate of the line in the Y direction (signed 12.4 number). The fractional part must be 0. This parameter is ignored in minor edges.

15-0 Start XS1

Starting coordinate of the line in the X direction (signed 12.4 number). The fractional part must be 0.

DoubleWord 1 – Drawing Direction / Edge Slope

31 YS Drawing Direction

- 0 Positive
- 1 Negative

30 XS Drawing Direction

- 0 Positive
- 1 Negative

29 Swap

- 0 Normal (X / Y not swapped)
- 1 X/Y swapped

28-26 Reserved

.....ignored

25-0 Edge Slope

12.14 signed number

When a DDA edge is used as a polygon boundary, the fractional bits should round up to the next integer. Interpolation values should be adjusted accordingly. DDA edge walking shares the same logic as Bresenham edge walking by using an error advance method. In DDA walking, fractional bits should be rounded up to the next integer. Rounding up is performed by changing drawing convention according to whether the fractional parts are 0 as follows:

- Left fractional is 0: Left inclusive.
- Left fractional is not 0: Left exclusive.
- Right fractional is 0: Right exclusive.
- Right fractional is not 0: Right inclusive.

Because the error advance method is used for DDA walking, the fractional part is always one step ahead of the coordinate. For the starting point of a line, the fractional part is assumed to be 0.



Color Parameters

Color parameters are used for Gouraud shading. They consist of starting values, incremental along the X and Y axis. In flat color mode, this parameter only has the starting value.

DoubleWord 0 - Initial Values

31-24 Initial Alpha Value

Initial Alpha value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

23-16 Initial Red Value

Initial Red value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

15-8 Initial Green Value

Initial Green value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

7-0 Initial Blue Value

Initial Blue value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

DoubleWord 1 – X-Axis Blue Gradient

31-0 X-Axis Blue Gradient

Gradient of Blue along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 2 - Y-Axis Blue Gradient

31-0 Y-Axis Blue Gradient

Gradient of Blue along the Y axis over the primitive surface. Signed 20.12 number.

DoubleWord 3 - X-Axis Green Gradient

31-0 X-Axis Green Gradient

Gradient of Green along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 4 - Y-Axis Green Gradient

31-0 Y-Axis Green Gradient

Gradient of Green along the Y axis over the primitive surface. Signed 20.12 number.

DoubleWord 5 - X-Axis Red Gradient

31-0 X-Axis Red Gradient

Gradient of Red along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 6 - Y-Axis Red Gradient

31-0 Y-Axis Red Gradient

Gradient of Red along the Y axis over the primitive surface. Signed 20.12 number.

DoubleWord 7 - X-Axis Alpha Gradient

31-0 X-Axis Alpha Gradient

Gradient of Alpha along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 8 - Y-Axis Alpha Gradient

31-0 Y-Axis Alpha Gradient

Gradient of Alpha along the Y axis over the primitive surface. Signed 20.12 number.

Z Value Parameters

To the Rasterization Engine, the Z value is always a 25.8 signed integer internally regardless of Z buffer depth. It always passes a 24-bit unsigned integer to the Pixel Engine. It is the Pixel Engine's responsibility to scale Z to the depth of the Z buffer. Z parameters are used to calculate depth information. Z values consist of starting values, incremental along the X and Y axis.

DoubleWord 0 - Initial Z Value

31-0 Initial Z Value

Initial Z value on main edge (left edge of trapezoid or long edge of triangle). Signed 25.7 integer.

DoubleWord 1 – X-Axis Z Gradient

31-0 X-Axis Z Gradient

Gradient of Z along the X axis over the primitive surface. Signed 25.7 number.

DoubleWord 2 - Y-Axis Z Gradient

31-0 Y-Axis Z Gradient

Gradient of Z along the Y axis over the primitive surface. Signed 25.7 number.

<u>DoubleWord 3 – Minimum Z Threshold</u>

31-24 Reserved ignored

23-0 Minimum Z Threshold

Minimum of Z threshold. Unsigned 24-bit integer.

<u>DoubleWord 4 – Maximum Z Threshold</u>

31-24 Reserved ignored

23-0 Maximum Z Threshold

Maximum of Z threshold. Unsigned 24-bit integer.



Texture Coordinate Parameters

Texture parameters are used for texture mapping. They consist of starting values, incremental along the X and Y axis.

DoubleWord 0 - Initial U Value

31-0 Initial U Value

Initial U value on main edge (left edge of trapezoid or long edge of triangle). Signed 16.16 integer.

DoubleWord 1 – Initial U Value

31-0 Initial U Value

Initial U value on main edge (left edge of trapezoid or long edge of triangle). Signed 16.16 integer.

DoubleWord 2 - X-Axis U Gradient

31-0 X-Axis U Gradient

Gradient of U along the X axis over the primitive surface. Signed 16.16 number.

DoubleWord 3 – Y-Axis U Gradient

31-0 Y-Axis U Gradient

Gradient of U along the Y axis over the primitive surface. Signed 16.16 number.

DoubleWord 4 - X-Axis V Gradient

31-0 X-Axis V Gradient

Gradient of V along the X axis over the primitive surface. Signed 16.16 number.

DoubleWord 5 - Y-Axis V Gradient

31-0 Y-Axis V Gradient

Gradient of V along the Y axis over the primitive surface. Signed 16.16 number.

Perspective Factor Parameters

Perspective factor parameters are used for perspective corrected texture mapping. They consist of W starting values incremental along the X and Y axis.

DoubleWord 0 - Initial W Value

31-0 Initial W Value

Initial W value on main edge (left edge of trapezoid or long edge of triangle). Signed 4.28 integer.

DoubleWord 1 - X-Axis W Gradient

31-0 X-Axis W Gradient

Gradient of W along the X axis over the primitive surface. Signed 4.28 number.

DoubleWord 2 – Y-Axis W Gradient

31-0 Y-Axis W Gradient

Gradient of W along the Y axis over the primitive surface. Signed 4.28 number.



Specular / Fog Start Value

The specular / fog start value is used for specular shading or fogging.

DoubleWord 0 - Start Value

31-24 Initial Fog Value

Initial Fog value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

23-16 Initial Red Value

Initial Red value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

15-8 Initial Green Value

Initial Green value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

7-0 Initial Blue Value

Initial Blue value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

Specular Parameters

Specular parameters are used for specular shading. These parameters are not present in flat color mode and consist of starting values incremental along the main direction ((dx, dy) = (M1, 1)), and incremental along the X axis.

DoubleWord 0 - X-Axis Blue Gradient

31-0 X-Axis Blue Gradient

Gradient of Blue along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 1 - Y-Axis Blue Gradient

31-0 Y-Axis Blue Gradient

Gradient of Blue along the Y axis over the primitive surface. Signed 20.12 number.

DoubleWord 2 - X-Axis Green Gradient

31-0 X-Axis Green Gradient

Gradient of Green along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 3 – Y-Axis Green Gradient

31-0 Y-Axis Green Gradient

Gradient of Green along the Y axis over the primitive surface. Signed 20.12 number.

DoubleWord 4 - X-Axis Red Gradient

31-0 X-Axis Red Gradient

Gradient of Red along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 5 - Y-Axis Red Gradient

31-0 Y-Axis Red Gradient

Gradient of Red along the Y axis over the primitive surface. Signed 20.12 number.

Fog Parameters

Fog parameters are used for fogging. These parameters are not present in flat color mode and consist of starting values incremental along the X and Y axis.

DoubleWord 0 - X-Axis Fog Gradient

31-0 X-Axis Fog Gradient

Gradient of Fog along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 1 - Y-Axis Fog Gradient

31-0 Y-Axis Fog Gradient


Gradient of Fog along the Y axis over the primitive surface. Signed 20.12 number.



Pixel Engine Registers

The major responsibilities of the Pixel Engine are to perform per-pixel operations and to control data flow and its sequence.

The Pixel engine interfaces to the Rasterization Engine and the host to accept data. It also interfaces to the Memory Interface to access video memory. Inside the Pixel Engine, there are several blocks: the Span Engine, the Data Path, and the Texture Engine. Operation of the Data Path and the Texture Engine are under control of the Span Engine. The Memory Interface accepts memory access requests from the Pixel Engine, translates the address into a linear address, and executes the requests.



The 0 - FFh "Engine" register address space is partitioned into six sections:

0 - 0Fh	Span Engine
10 - 2Fh	VGA core
30 - 3Fh	Unified Rasterization and Setup Engines
44 - 9Fh	Pixel Engine
A0 - AFh	Texture Engine
B0 - BFh	Command List Control Unit
C0 - FFh	Memory Interface

Addresses 40h - FFh are also used for sequential loading overlapping with other registers in this space. Addresses 10000 - 1FFFFh are used as a data port area.

Data from the Host

The Pixel Engine can accept data from the host through either the 32-bit data port register at 9Ch or data in the 1xxxh address space. Software passes only enough DWORDs to hardware. Software doesn't pack data to 64-bit boundaries. It only packs to 32-bit boundaries. For bitblts, packing is done per-scanline. I.e., for every scanline, the host will send just enough DWORDs to the engine. For text, packing is done per-command. I.e., the scanline may be broken inside a DWORD. For a string of texts, the number of DWORDs of data passed to the Graphic Engine can be odd numbers except for the last character. For the last character, software should pass either an even number of DWORDs (by padding a garbage DWORD as necessary) or by setting a drawing environment register after all data is sent.



GEbase + 44 - Drawing CommandRW

Writing to the Drawing Command register starts a drawing operation. When this register is set, the drawing environment registers and memory interface registers are locked in. Any change to these registers will not affect this drawing operation. Furthermore, the Pixel Engine will not accept any data from the host or from the Rasterization Engine without a drawing command. After a drawing command is issued, the Pixel Engine will selectively accept data from the host or Rasterization Engine depending on the command. Specifically, the Pixel Engine only accepts data from the host if the command is text or blt and the BS field indicates the source is from the host. The Pixel Engine only accepts data (scanlines, Z, color, etc.) from the Rasterization Engine if the command is line or polygon.

31-28 Operation Code

0000 Null Command......default

0001 -reserved-

0010 Line

0011 -reserved-

01xx -reserved-

1000 Bit-Blt (see note below)

1001 Text (see note below)

1010 (See BitBlt)

1011 Trapezoid / Polygon

1100 (See Bit Blt)

1101 (See Text)

1110 Trapezoid / Polygon

1111 -reserved-

Note: for Text and BitBlt opcodes, bit 29 indicates whether the PE can accept data from the host while bit-30 indicates whether the PE can accept data from the RE.

27 Line Style

0 No style, solid line, or other operation (blt, polygon, text)

Style line

26 Z Operations

0 Disable Z operations (must be 0 for text, blt)

1 Enable Z operations

25 Alpha Test

0 Disable (must be 0 for text)

1 Enable

24 Texture Function

0 Disable (must be 0 for blt, text)

1 Enable

23 Alpha Blending

0 Disable (must be 0 for text)

1 Enable

22 Specular Color

0 Disable (must be 0 for blt, text)

1 Enable

21 Fog

0 Disable (must be 0 for blt, text)

1 Enable

20 Source Color Expansion

0 Disable

1 Enable (bits 26-21 must be 0)

19 Source Color

O Transparent (applies to mono source and constant color line)

1 Opaque (should be enabled for any operation with a "solid Source", such as Gouraud shading, constant color fill, color to screen blt, texture mapping, etc.)

18-17 Source Surface ID

16-15 Destination Surface ID

14-12 Source Offset

Mono source pixel offset. Bit-19 must be 1.

11 Double Specular Color

0 Disable

1 Enable. Specular color (RGB) is doubled before being added to diffuse color.

10 Texture Transparency

0 Disable texture color key

1 Enable texture color key

9 Lit-Texture

0 Disable

1 Enable

8 Dither

0 Disable

1 Enable. Use 4x4 dither matrix (including fog and alpha)

7 Source Color Key

0 Disable

1 Enable (Key is FG)

6 Destination Color Key

0 Disable

1 Enable

5 Bit Mask

0 Disable

1 Enable

4 ROP

0 Disable

1 Enable

3-2 Blt Source or Constant Color Line or Polygon

00 Source from host (bits 26-20 must be 0 for blt)

01 Source from frame buffer

10 Source is constant (FG). Includes constand line and constant polygon.

11 Block write fill

This field must be set to 00 for text / line / polygon.

1 Blt Direction (BLT Only)

Positive direction in X and Y

1 Negative direction in X and Y

Must be set to 0 for polygons, lines, and text.

0 Clipping

0 Disable

1 Enable



GEbase + 48 – Raster Operation (ROP) RW 31-8 Reserved always reads 0 7-0 ROP3 Code

GEbase	e + 4C – Z FunctionRW
31	Z-Bias
	0 Disable
	1 Enable
30-17	Reserved always reads 0
16-7	Z-Bias Value
6	Test Alpha
	0 Disable
	1 Enable
5	Z-Buffer Write
	0 Disable
	1 Enable
4-3	Reserved always reads 0
2-0	Z-Buffer Compare
	000 Compare False. Z and RGB values will not be

- 000 Compare False. Z and RGB values will not be written to memory.
- 001 Compare Less Than. Z and RGB values will be written to memory if the current Z value is less than the Z value in memory.
- 010 Compare Equal. Z and RGB values will be written to memory if the current Z value is equal to the Z value in memory.
- 011 Compare Less Than or Equal. Z and RGB values will be written to memory if the current Z value is less than the Z value in memory.
- 100 Compare Greater Than. Z and RGB values will be written to memory if the current Z value is greater than the Z value in memory.
- 101 Compare Not Equal. Z and RGB values will be written to memory if the current Z value is not equal to the Z value in memory.
- 110 Compare Greater Than or Equal. Z and RGB values will be written to memory if the current Z value is greater than or equal to the Z value in memory.
- 111 Compare True. Z and RGB values will be written to memory.



ar.	. =0	
		- Texture FunctionRW
		num U
		num U
		vedalways reads (
4	Mask	
		Disable
2.2	1	Enable
3-2		re Alpha
		Texel alpha
		Source alpha
		Modulated alpha: texel alpha x source alpha
		-reserved-
1-0		re Color
		Texel color
	01	Source color
	10	Modulated color: texel color x source color
	11	-reserved-
GEbase	+ 54 -	- Clipping Window 0RW
31-28		
27-16	Clinn	ing Window Top default = (
	Reser	
11-0	Clipp	ing Window Left default = (
GEbase	+ 58 -	- Clipping Window 1RW
	Reser	

<u>GEbase</u>	<u>e + 60 – Color 0 (Foreground)</u>	RW
31-0	Foreground Color Value	

GEbase + 64 - Color 1 (Background)RW 31-0 Background Color Value

Note: In 16- and 8- bit modes, the color must be duplicated to fill an entire 32-bit word. 32-bit color is in ARGB format (i.e., Alpha, Red, Green, and Blue in bytes 3-0 respectively) and 16-bit color is in RGB 565 format (5 bits of Red, 6 bits of Green, and 5 bits of Blue).

31-26	Reserved always reads 0
25	Destination Polarity
	0 Draw on Equal
	1
24	Source Polarity
	0 Draw on Equal
	1
23-0	Destination Color Key Color
	Unlike foreground and background, the color is not

replicated in 16-bit or 8-bit modes.



GEbase + 6C – Pattern and StyleRW				
31	Pattern Color Expansion			
	0 Disabledefault			
	1 Enable			
30	Pattern Transparency			
	0 Opaquedefault			
	1 Transparent			
29	Pattern Size			
	0 8 x 8 pixels default			
	1 32 x 32 pixels (mono only)			
28	Pattern Register Segment			
	0 Low Segmentdefault			
	1 High Segment			
	Note: The nottern eache is divided into two segments			

Note: The pattern cache is divided into two segments for double pattern purposes. This bit serves two purposes: First as the starting segment for loading a pattern into the pattern cache, the corresponding address is latched into an internal register which will automatically increase by one when data is loaded. Second as the segment base of the current pattern when applying a pattern.

27-24 Reserved always reads 0

23-16 Pattern Style Step

The # of pixels each mask bit should be mapped to:

- 00 1 Pixel per mask bit.....default
- 01 2 pixels per mask bit
- 02 3 pixels per mask bit

FF 256 pixels per mask bit

15-0 Pattern Style Mask

Determines the line drawing style (e.g., dotted line). Bit-0 maps to the first pixel. Writing to the low byte of ths register (GEbase + 6C) causes the internal style count to be reset to 0. When 3D operations are enabled (smooth shading, texture, Z), style line must be transparent and style applies to color as well as Z.

GEbase + 70 - Pattern Color.....RW

31-0 Pattern Color Value

Must follow the command. The pattern data could be repeated up to 64 times to fill out the pattern register file.

GEbase	+ 74 - Pattern Foreground Color	RW
31-0	Foreground Color Value	default = 0
GEbase	+ 78 – Pattern Background Color	RW
31-0	Background Color Value	\dots default = 0

Note: In 16- and 8- bit modes, the color must be duplicated to fill an entire 32-bit word. 32-bit color is in ARGB format (i.e., Alpha, Red, Green, and Blue in bytes 3-0 respectively) and 16-bit color is in RGB 565 format (5 bits of Red, 6 bits of Green, and 5 bits of Blue).



GEbase	e + 7C – Alpha RW	<u>GEbase</u>	e + 80 –	Alpha Function	RW
31-16	Reserved always reads 0	31-24	Reserv	ved	always reads 0
15-8	Source Constant Alpha	23	Alpha		,
7-0	Destination Constant Alpha			Disable	default
	r			Enable. Draw each pixel v	
				value if alpha blending is	
				draw with source alpha (th	
				Foreground Color register	
				t should be set in 8-bit and	
		22		ant Source Alpha	10-bit color modes.
				Disable	default
				Enable	delauit
		21			
		21		ant Destination Alpha Disable	dafault
				Enable	deraun
		20			
CEbass	1 04 Dit Magh	20	Result		1. 6 14
	e + 84 – Bit MaskRW			The result of blending	default
31-0	Bit Mask	10.16		Source alpha	
	One bits indicate that the corresponding color bit will	19-16		Test Function	
	not be written to the frame buffer.			Never accept the pixel	1 1
				Accept if alpha < reference	
				Accept if alpha == reference	
				Accept if alpha <= reference	
				Accept if alpha > reference	
				Accept if alpha != referenc	
			0110	Accept if alpha >= reference	e alpha
			0111	Always accept the pixel	
			1xxx	-reserved-	
		15-8	Refere	ence Alpha Value	
		7-4	Destin	ation Blending Factor	
			0000	(0,0,0,0)	
			0001	(1,1,1,1)	
				(RS,GS,BS,AS)	
				(1,1,1,1) - (RS,GS,BS,AS)	
				(AS,AS,AS,AS)	
				(1,1,1,1) - (AS,AS,AS,AS,AS))
				(AD,AD,AD,AD)	,
				(1,1,1,1) – (AD,AD,AD,Al	D)
				-reserved-	<i>3)</i>
		3-0		Blending Factor	
		2 0		(0,0,0,0)	
				(1,1,1,1)	
				-reserved-	
				(AS,AS,AS,AS)	
				(AS,AS,AS,AS) (1,1,1,1) – (AS,AS,AS,AS)	١
				(1,1,1,1) – (AS,AS,AS,AS, (AD,AD,AD,AD)	1
					0)
				(1,1,1,1) – (AD,AD,AD,AI	י)
				(RD,GD,BD,AD)	•)
				(1,1,1,1) - (RD,GD,BD,AD	
				(F,F,F,1); $F = min (AS, 1-$	AD)
			1011	-reserved-	

11xx -reserved-



Texture Engine Registers

The texture Engine handles texture access and filtering. It is controlled by the Span Engine. It accepts texture coordinates from the Rasterization Engine, generates and passes addresses to the Memory Interface, accepts raw texel data from the Memory Interface, does filtering, and passes the results to the Data Path.

GEbase + A0 - Texture ControlRW

Textures are aligned to 64-bit boundaries on a scanline basis.

31 Texture Access Control

- 0 Disable (use cache)
- 1 Enable (bypass cache)

30 Filtering Control

- 0 Filter with color key. Treat alpha value for keyed texels as 0
- 1 Downgrade filtering function based on fractional bits of UV and key test result. Set alpha to 0 for keyed texels.

29-28 Texture U Boundary Checking Function

- 00 Texture U wraparound
- 01 Texture U mirroring
- 10 Texture U clamping
- 11 -reserved-

27-26 Texture V Boundary

- 00 Texture V wraparound
- 01 Texture V mirroring
- 10 Texture V clamping
- 11 -reserved-

25 Texture in System Memory

- 0 Texture is stored in graphics memory
- 1 Texture is stored in system memory
- 24 Reserved (must be 0)
- 23 MipMap
 - 0 Disable
 - 1 Enable
- 22 Intra-map Filter
 - 0 Disable
 - 1 Enable (do filtering inside a LOD level)

21 Inter-map Filter

- 0 Disable
- 1 Enable (do filtering inside a LOD level) M must be 1.

20 Magnify Filter (when LOD < 0)

- 0 Point Sample
- 1 Bi-linear

19 Tiling

- 0 Texture is not tiled
- 1 Texture is tiled.

Tile size is determined by texel depth:

Texel Depth (bpp)	Tile Size
1	16 x 16
2	8 x 16
4	8 x 8
8	4 x 8
16	4 x 4
32	2 x 4

Inside each tile, texels are organized into 2x2 subtiles in row major

18 Texture Color Key

- 0 Disable
- 1 Enable

17 Texture Anisotropy

- 0 Disable
- 1 Enable

16-15 Palette Data Format

- 00 565 RGB
- 01 1555 ARGB
- 10 4444 ARGB
- 11 -reserved-

14-12 Texel Depth

- 000 1-bpp palettized
- 001 2-bpp palettized
- 010 4-bpp palettized
- 011 8-bpp palettized
- 100 16-bpp 565 RGB101 16-bpp 1555 ARGB
- 110 16-bpp 4444 ARGB
- 111 32-bpp ARGB

11-8 Texture Map Levels (TML) (Range 0-8)

The number of maps in the MipMap (0 = 1 map)

7-4 Y-Axis Texture Memory Size (TRY) (Range 0-8) This field determines the number of lsb's (2**TRY) of parameter V to be used in the Y axis. Any bit higher than this will be ignored (wraparound).

3-0 X-Axis Texture Memory Size (TRX) (Range 0-8) This field determines the number of lsb's (2**TRX) of parameter U to be used in the X axis. Any bit higher than this will be ignored (wraparound).

Note: For MipMap textures, TRX/TRY is the size of the original texture (1:1 map)



GEbase + A4 - Texture Color.....RW

31-24 Alpha

Constant alpha value when there is no alpha in the texture format

23-0 Texture Color Key

Texture transparency color (888 RGB)

GEbase + A8 – Texture Palette Data.....WO

31-16 Texel n+1

15-0 Texel n

An internal counter is used in loading the texture palette. Writing to the Texture register (GEbase+A0) resets the counter to 0. Writing to the Texture Palette Data register writes the data to the place pointed to by the counter then increments the counter by 1. Each write writes two entries into the palette.

<u>GEbase + AC - Texture Boundary.....RW</u>

- 31-22 Maximum V
- 21-12 Minimum V
- **11-8 Reserved** always reads 0
 - 7 Reverse Texture Format
 - 0 Disable
 - 1 Enable
- **6** Texture Cache
 - 0 Disable
 - 1 Enable
- 5 Texture Map Shift
 - 0 Disable
 - 1 Enable
- 4-3 Compressed Texture Format
 - 00 No compression
 - 01 DXT1 format
 - 10 DXT2 format
 - 11 -reserved-
- 2-0 Dither Shift
 - 000 Disable LOD dithering
 - 001 100% LOD dithering
 - 010 80% LOD dithering
 - 011 60% LOD dithering
 - 100 40% LOD dithering
 - 101 20% LOD dithering
 - 11x -reserved-

Texture Filtering

Texture data read back from the Memory Interface first goes through palette translation if the texture is palettized. The texture is then converted into common internal 8888 ARGB format. If the texture doesn't have alpha data, then a constant alpha value is used. If the texture color key is enabled and the texture color matches the key, set alpha to 0. Bi-linear or trilinear filtering is then performed on RGB and alpha. If the color key is enabled and the result alpha is 0, the corresponding pixel should be discarded. This is done by attaching a validity bit with texture data passed from the Texture Engine to the Data Path. It should be noted that filtering depends on the LOD value. When LOD < 0, a different filter may be applied. In bi-linear filtering, if the texel nearest to the texture coordinate is masked by the color key, then the texel is considered as masked. Otherwise, the texel is considered not masked.



Memory Interface Registers

The registers in this group include stride and buffer base address registers for frame buffer control. There are three base addresses: source base address (added to blt source), destination base address (added to color destination), and Z base address (added to Z addresses).

GEbase + B8 – Destination Stride / Buffer Base 0......RW

GEbase + BC – Destination Stride / Buffer Base 1.....RW

GEbase + C0 – Destination Stride / Buffer Base 2RW

GEbase + C4 – Destination Stride / Buffer Base 3RW

GEbase + C8 – Source Stride / Buffer Base 0RW

GEbase + CC – Source Stride / Buffer Base 1RW

GEbase + D0 – Source Stride / Buffer Base 2RW

All eight of the above registers have the same bit definitions:

31-29 Bits Per Pixel

000 8 bits per pixel

001 16 bits per pixel (565 format)

010 32 bits per pixel

011 -reserved-

100 -reserved-

101 16 bits per pixel (555 format)

11x -reserved-

28-20 Stride (pixels divided by 8)

19-0 Buffer Base Address (in quadwords)

GEbase + D8 - Z Depth / Z Buffer BaseRW

31-30 Z Depth

00 16 bits

01 24 bits (32 bits are allocated in the frame buffer with the MSB not used)

1x -reserved-

29 Reserved always reads 0

28-20 Z Stride

19-0 Z Buffer Base Address (in quadwords)

There are 9 texture base registers for up to 9 levels of MipMaps: level 0 (1:1 map) up to level 8 (smallest). The texture may be in the frame buffer or in system memory.

All nine of the above registers have the same bit definitions:

31-0 Texture Base Address (in bytes)

Base addresses always start on QWORD boundaries so bits 2-0 are always 0.

Data Port Area

GEbase + 10000-1FFFFh - Data Port AreaRW



FUNCTIONAL DESCRIPTIONS

Graphics Controller Power Management

The PLE133 Graphics Controller power management feature set complies with AGP and PCI power management requirements.

Power Management States

Power management states (D0-D3) for both ACPI and PCI Bus Power Management (PCI PM) refer to the same states described in the Device Class PM Reference Specification for Display Devices, which are equivalent to the VESATM DPMS power states. System software should access the PLE133's configuration registers to perform PCI PM state transitions.

Table 12. PCI Power Management States

PCI PM	Desktop	Notebook
State	Graphics	Graphics
State 0	DPMS State 0	Proprietary State 0
(D0)	Fully On	Fully On
State 1	DPMS State 1	Proprietary State 1
(D1)	Standby	Standby
	(Hsync Off)	(VCLK Off)
State 2	DPMS State 2	Proprietary State 2
(D2)	Suspend	Suspend
	(Vsync Off)	(MCLK/VCLK Both Off)
State 3	DPMS State 3	Same as State 2
(D3)	Off	
	(H/Vsync Both Off)	

Power Management Clock Control

If the system "South Bridge" sends a request to the PLE133 to power down the memory controller, the PLE133 first uses PCKRUN# (the same signal appearing external to the PLE133) to check to see if the internal graphics controller needs to access main memory. The graphics controller logic will detect PCKRUN# high for 2 or 3 PCICLK's and check if there are any:

Internal buffers not emptied PCI Master or AGP Master actions pending

If either condition exists, the graphics controller logic will assert PCKRUN# low for 2 PCICLK's to signal the clock generator to keep PCICLK running.

PME# is not implemented since there are no wake-up conditions.

Power Management Registers

Power management control for the PLE133 Graphics Controller is provided by extended registers SR24 (Power Management Control), GR20 (Standby Timer Control), GR21 (Power Management Control 1), GR22 (Power Management Control 2), GR23 (Power Status), GR24 (Soft Power Control), GR25 (Power Control Select), GR26 (DPMS Control), GR27-28 (GPIO Control), GR2A (Suspend Pin Timer), GR2C (Miscellaneous Pin Control), GR2F (Miscellaneous Internal Control), and Graphics Controller PCI Configuration Indices 90-97 (PCI Power Management Registers 1 and 2).



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Table 13. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
T_{C}	Case operating temperature	0	85	оС	1
T_{S}	Storage temperature	-55	125	оС	1
$V_{\rm IN}$	Input voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2
V _{OUT}	Output voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2

Note 1: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

Note 2. V_{RAIL} is defined as the V_{CC} level of the respective rail. The CPU interface can be 3.3V or 2.5V. Memory can be 3.3V only. PCI can be 3.3V or 5.0V. Video can be 3.3V or 5.0V. Flat Panel can be 3.3V only.

DC Characteristics

 $T_C = 0-85^{\circ}C$, $V_{RAIL} = V_{CC} + -5\%$, $V_{CORE} = 2.5V + -5\%$, GND=0V

Table 14. DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
$V_{ m IL}$	Input Low Voltage	-0.50	0.8	V	
$V_{ m IH}$	Input High Voltage	2.0	V _{CC} +0.5	V	
V_{OL}	Output Low Voltage	-	0.55	V	I _{OL} =4.0mA
V _{OH}	Output High Voltage	2.4	-	V	I _{OH} =-1.0mA
I_{IL}	Input Leakage Current	-	+/-10	uA	$0 < V_{IN} < V_{CC}$
I_{OZ}	Tristate Leakage Current	-	+/-20	uA	$0.55 < V_{OUT} < V_{CC}$



Power Characteristics

 $T_C = 0-85^{\circ}C$, $V_{RAIL} = V_{CC} +/-5\%$, $V_{CORE} = 2.5V +/-5\%$, GND=0V

Table 15. DC Characteristics

Symbol	Parameter	Тур	Max	Unit	Condition
I_{CC5}	Power Supply Current – VCC5			mA	Max operating frequency
I_{CC3}	Power Supply Current – VCC3			mA	Max operating frequency
I_{SUS3}	Power Supply Current – VSUS3			mA	Max operating frequency
I_{SUS2}	Power Supply Current – VSUS2			mA	Max operating frequency
I_{CCI}	Power Supply Current – VCCI			mA	Max operating frequency
I_{CCD}	Power Supply Current – VCCD			mA	Max operating frequency
I_{CCR}	Power Supply Current – VCCR			mA	Max operating frequency
I_{TT}	Power Supply Current – VTT			mA	Max operating frequency
I_{REF}	Power Supply Current – GTLREF			mA	Max operating frequency
P_{D}	Power Dissipation		3.5	W	Max operating frequency

AC Timing Specifications

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

Table 16. AC Timing Min / Max Conditions

Parameter	Min	Max	Unit
5.0V Power	4.75	5.25	Volts
3.3V Power	3.135	3.465	Volts
2.5V Power	2.375	2.625	Volts
Case Operating Temperature	0	85	°C

Drive strength for selected output pins is programmable. See Rx6D for details.



MECHANICAL SPECIFICATIONS




Figure 9. Mechanical Specifications - 510-Pin Ball Grid Array Package






Figure 10. Lead-Free Mechanical Specifications - 510-Pin Ball Grid Array Package